数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

HI5735 Datasheet(数据表) 4 Page - Intersil Corporation

部件型号  HI5735
说明  12-Bit, 80 MSPS, High Speed Video D/A Converter
下载  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  INTERSIL [Intersil Corporation]
网页  http://www.intersil.com/cda/home
标志 

HI5735 Datasheet(HTML) 4 Page - Intersil Corporation

 
Zoom Inzoom in Zoom Outzoom out
 4 page
background image
1624
Spurious Free Dynamic Range to Nyquist
(Note 3)
fCLK = 40MHz, fOUT = 2.02MHz, 20MHz Span
-
70
-
dBc
fCLK = 80MHz, fOUT = 2.02MHz, 40MHz Span
-
70
-
dBc
REFERENCE/CONTROL AMPLIFIER
Internal Reference Voltage, VREF
(Note 4)
-1.27
-1.23
-1.17
V
Internal Reference Voltage Drift
(Note 3)
-
50
-
µV/oC
Internal Reference Output Current Sink/Source
Capability
(Note 3)
-125
-
+50
µA
Internal Reference Load Regulation
IREF = 0 to IREF = -125µA
-
50
-
µV
Input Impedance at REF OUT pin
(Note 3)
-
1.4
-
k
Amplifier Large Signal Bandwidth (0.6VP-P)
Sine Wave Input, to Slew Rate Limited (Note 3)
-
3
-
MHz
Amplifier Small Signal Bandwidth (0.1VP-P)
Sine Wave Input, to -3dB Loss (Note 3)
-
10
-
MHz
Reference Input Impedance
(Note 3)
-
12
-
k
Reference Input Multiplying Bandwidth (CTL IN)
RL = 50Ω, 100mV Sine Wave, to -3dB Loss at
IOUT (Note 3)
-
200
-
MHz
DIGITAL INPUTS (D9-D0, CLK, INVERT)
Input Logic High Voltage, VIH
(Note 4)
2.0
-
-
V
Input Logic Low Voltage, VIL
(Note 4)
-
-
0.8
V
Input Logic Current, IIH
(Note 4)
-
-
400
µA
Input Logic Current, IIL
(Note 4)
-
-
700
µA
Digital Input Capacitance, CIN
(Note 3)
-
3.0
-
pF
TIMING CHARACTERISTICS
Data Setup Time, tSU
See Figure 1 (Note 3)
3.0
2.0
-
ns
Data Hold Time, tHLD
See Figure 1 (Note 3)
0.5
0.25
-
ns
Propagation Delay Time, tPD
See Figure 1 (Note 3)
-
4.5
-
ns
CLK Pulse Width, tPW1, tPW2
See Figure 1 (Note 3)
3.0
-
-
ns
POWER SUPPLY CHARACTERISITICS
IEEA
(Note 4)
-
42
50
mA
IEED
(Note 4)
-
70
85
mA
ICCD
(Note 4)
-
13
20
mA
Power Dissipation
(Note 4)
-
650
-
mW
Power Supply Rejection Ratio
VCC ±5%, VEE ±5%
-
5
-
µA/V
NOTES:
2. Gain Error measured as the error in the ratio between the full scale output current and the current through RSET (typically 1.28mA). Ideally
the ratio should be 16.
3. Parameter guaranteed by design or characterization and not production tested.
4. All devices are 100% tested at 25oC. 100% production tested at temperature extremes for military temperature devices, sample tested
for industrial temperature devices.
5. Dynamic Range must be limited to a 1V swing within the compliance range.
Electrical Specifications
AVEE, DVEE = -4.94 to -5.46V, VCC = +4.75 to +5.25V, VREF = Internal
TA = 25
oC for All Typical Values (Continued)
PARAMETER
TEST CONDITIONS
HI5735BI
TA = 0
oC TO 70oC
UNITS
MIN
TYP
MAX
HI5735




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12 


数据表 下载




链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl