数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7934 数据表(PDF) 9 Page - Analog Devices

部件名 AD7934
功能描述  4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7934 数据表(HTML) 9 Page - Analog Devices

Back Button AD7934_15 Datasheet HTML 5Page - Analog Devices AD7934_15 Datasheet HTML 6Page - Analog Devices AD7934_15 Datasheet HTML 7Page - Analog Devices AD7934_15 Datasheet HTML 8Page - Analog Devices AD7934_15 Datasheet HTML 9Page - Analog Devices AD7934_15 Datasheet HTML 10Page - Analog Devices AD7934_15 Datasheet HTML 11Page - Analog Devices AD7934_15 Datasheet HTML 12Page - Analog Devices AD7934_15 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
AD7933/AD7934
Rev. B | Page 9 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
W/B
DB0
DB1
DB4
DB3
DB2
VDD
VIN2
VIN1
VIN0
CS
AGND
VREFIN/VREFOUT
DB5
DB6
DB7
DB9
DGND
VDRIVE
RD
WR
CONVST
DB10
DB8/HBEN
DB11
BUSY
CLKIN
VIN3
TOP VIEW
(Not to Scale)
AD7933/
AD7934
Figure 2. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VDD
Power Supply Input. The VDD range for the AD7933/AD7934 is from 2.7 V to 5.25 V. Decouple the supply to AGND
with a 0.1 μF capacitor and a 10 μF tantalum capacitor.
2
W/B
Word/Byte Input. When this input is logic high, word transfer mode is enabled, and data is transferred to and from
the AD7933/AD7934 in 10-bit words on Pin DB2 to Pin DB11, or in 12-bit words on Pin DB0 to Pin DB11. When W/B
is logic low, byte transfer mode is enabled. Data and the channel ID are transferred on Pin DB0 to Pin DB7, and Pin
DB8/HBEN assumes its HBEN functionality. When operating in byte transfer mode, tie off unused data lines to
DGND.
3 to 10
DB0 to DB7
Data Bit 0 to Data Bit 7. Three-state parallel digital I/O pins that provide the conversion result and allow
programming of the control register. These pins are controlled by CS, RD, and WR. The logic high/low voltage
levels for these pins are determined by the VDRIVE input. When reading from the AD7933, the two LSBs (DB0 and
DB1) are always 0, and the LSB of the conversion result is available on DB2.
11
VDRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the parallel interface of the
AD7933/AD7934 operates. Decouple this pin to DGND. The voltage at this pin may be different to that at VDD but
should never exceed VDD by more than 0.3 V.
12
DGND
Digital Ground. This is the ground reference point for all digital circuitry on the AD7933/AD7934. Connect this pin
to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential and must
not be more than 0.3 V apart, even on a transient basis.
13
DB8/HBEN
Data Bit 8/High Byte Enable. When W/B is high, this pin acts as Data Bit 8, a three-state I/O pin that is controlled
by CS, RD, and WR. When W/B is low, this pin acts as the high byte enable pin. When HBEN is low, the low byte of
data written to or read from the AD7933/AD7934 is on DB0 to DB7. When HBEN is high, the top four bits of the
data being written to, or read from, the AD7933/AD7934 are on DB0 to DB3. When reading from the device, DB4
and DB5 contain the ID of the channel to which the conversion result corresponds (see the channel address bits in
Table 10). DB6 and DB7 are always 0. When writing to the device, DB4 to DB7 of the high byte must be all 0s.
Note that when reading from the AD7933, the two LSBs in the low byte are 0s, and the remaining six bits are
conversion data.
14 to
16
DB9 to
DB11
Data Bit 9 to Data Bit 11. Three-state parallel digital I/O pins that provide the conversion result and also allow the
control register to be programmed in word mode. These pins are controlled by CS, RD, and WR. The logic high/low
voltage levels for these pins are determined by the VDRIVE input.
17
BUSY
Busy Output. This is the logic output indicating the status of the conversion. The BUSY output goes high following
the falling edge of CONVST and stays high for the duration of the conversion. Once the conversion is complete and
the result is available in the output register, the BUSY output goes low. The track-and-hold returns to track mode
just prior to the falling edge of BUSY, on the 13th rising edge of CLKIN (see Figure 34).
18
CLKIN
Master Clock Input. The clock source for the conversion process is applied to this pin. Conversion time for the
AD7933/AD7934 takes 13 clock cycles + t2. The frequency of the master clock input therefore determines the
conversion time and achievable throughput rate. The CLKIN signal can be a continuous or burst clock.
19
CONVST
Conversion Start Input. A falling edge on CONVST initiates a conversion. The track-and-hold goes from track to
hold mode on the falling edge of CONVST, and the conversion process is initiated at this point. Following power-
down, when operating in the autoshutdown or autostandby mode, a rising edge on CONVST is used to power up
the device.


类似零件编号 - AD7934_15

制造商部件名数据表功能描述
logo
Analog Devices
AD7934-6 AD-AD7934-6 Datasheet
750Kb / 28P
   4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
REV. A
AD7934-6 AD-AD7934-6 Datasheet
617Kb / 29P
   4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
AD7934-6 AD-AD7934-6_15 Datasheet
711Kb / 28P
   4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
REV. B
AD7934-6 AD-AD7934-6_17 Datasheet
617Kb / 29P
   4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
AD7934BRU AD-AD7934BRU Datasheet
1Mb / 32P
   4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
Rev.PrG
More results

类似说明 - AD7934_15

制造商部件名数据表功能描述
logo
Analog Devices
AD7933 AD-AD7933 Datasheet
1Mb / 32P
   4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
Rev.PrG
AD7934BRUZ-REEL7 AD-AD7934BRUZ-REEL7 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933 AD-AD7933_15 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7938 AD-AD7938 Datasheet
1Mb / 32P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
Rev.PrN
AD7938 AD-AD7938_15 Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7938BSUZ AD-AD7938BSUZ Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7938 AD-AD7938_17 Datasheet
629Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7939 AD-AD7939_15 Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7470 AD-AD7470_15 Datasheet
529Kb / 21P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
AD7470 AD-AD7470_03 Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com