数据搜索系统,热门电子元器件搜索 |
|
CD4099BMS 数据表(PDF) 1 Page - Intersil Corporation |
|
CD4099BMS 数据表(HTML) 1 Page - Intersil Corporation |
1 / 10 page 7-494 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999 CD4099BMS CMOS 8-Bit Addressable Latch Features • High Voltage Type (20V Rating) • Serial Data Input • Active Parallel Output • Storage Register Capability • Master Clear • Can Function as Demultiplexer • 100% Tested for Quiescent Current at 20V • 5V, 10V and 15V Parametric Ratings • Standardized Symmetrical Output Characteristics • Maximum Input Current of 1 µA at 18V Over Full Pack- age Temperature Range; 100nA at 18V and +25oC • Noise Margin (Over Full Package/Temperature Range) - 1V at VDD = 5V - 2V at VDD = 10V - 2.5V at VDD = 15V • Meets All Requirements of JEDEC Tentative Standard No. 13B, “Standard Specifications for Description of ‘B’ Series CMOS Devices” Applications • Multi-Line Decoders • A/D Converters Description CD4099BMS 8-bit addressable latch is a serial input, parallel output storage register that can perform a variety of functions. Data are inputted to a particular bit in the latch when that bit is addressed (by means of inputs A0, A1, A2) and when WRITE DISABLE is at a low level. When WRITE DISABLE is high, data entry is inhibited; however, all 8 outputs can be continuously read independent of WRITE DISABLE and address inputs. A master RESET input is available, which resets all bits to a logic “0” level when RESET and WRITE DISABLE are at a high level. When RESET is at a high level, and WRITE DIS- ABLE is at a low level, the latch acts as a 1 of 8 demulti- plexer; the bit that is addressed has an active output which follows the data input, while all unaddressed bits are held to a logic “0” level. The CD4099BMS is supplied in these 16-lead outline packages: Braze Seal DIP H4X Frit Seal DIP H1F Ceramic Flatpack H6W December 1992 File Number 3333 Pinout CD4099BMS TOP VIEW Functional Diagram 14 15 16 9 13 12 11 10 1 2 3 4 5 7 6 8 Q7 RESET DATA WRITE DISABLE A0 A1 VSS A2 VDD Q5 Q4 Q3 Q2 Q1 Q0 Q6 Q5 Q4 Q3 Q2 Q1 Q0 Q6 Q7 14 13 12 11 10 9 15 1 4 3 DECODER DATA WRITE DISABLE 2 RESET VDD = 16 VSS = 8 A2 A1 A0 7 6 5 8 8 LATCHES |
类似零件编号 - CD4099BMS |
|
类似说明 - CD4099BMS |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |