数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS82C37A 数据表(PDF) 11 Page - Intersil Corporation

部件名 CS82C37A
功能描述  CMOS High Performance Programmable DMA Controller
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTERSIL [Intersil Corporation]
网页  http://www.intersil.com/cda/home
标志 INTERSIL - Intersil Corporation

CS82C37A 数据表(HTML) 11 Page - Intersil Corporation

Back Button CS82C37A Datasheet HTML 7Page - Intersil Corporation CS82C37A Datasheet HTML 8Page - Intersil Corporation CS82C37A Datasheet HTML 9Page - Intersil Corporation CS82C37A Datasheet HTML 10Page - Intersil Corporation CS82C37A Datasheet HTML 11Page - Intersil Corporation CS82C37A Datasheet HTML 12Page - Intersil Corporation CS82C37A Datasheet HTML 13Page - Intersil Corporation CS82C37A Datasheet HTML 14Page - Intersil Corporation CS82C37A Datasheet HTML 15Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 23 page
background image
4-202
82C37A
Software Commands
There are special software commands which can be
executed by reading or writing to the 82C37A. These com-
mands do not depend on the specific data pattern on the
data bus, but are activated by the I/O operation itself. On
read type commands, the data value is not guaranteed.
These commands are:
Clear First/Last Flip-Flop - This
command
is
executed
prior to writing or reading new address or word count infor-
mation to the 82C37A. This command initializes the flip-flop
to a known state (low byte first) so that subsequent accesses
to register contents by the microprocessor will address
upper and lower bytes in the correct sequence.
Set First/Last Flip-Flop - This command will set the flip-flop
to select the high byte first on read and write operations to
address and word count registers.
Master Clear - This software instruction has the same effect
as the hardware Reset. The Command, Status, Request,
and Temporary registers, and Internal First/Last Flip-Flop
and mode register counter are cleared and the Mask register
is set. The 82C37A will enter the idle cycle.
Clear Mask Register - This command clears the mask bits
of all four channels, enabling them to accept DMA requests.
Clear Mode Register Counter - Since only one address
location is available for reading the Mode registers, an inter-
nal two-bit counter has been included to select Mode regis-
ters during read operation. To read the Mode registers, first
execute the Clear Mode Register Counter command, then
do consecutive reads until the desired channel is read. Read
order is channel 0 first, channel 3 last. The lower two bits on
all Mode registers will read as ones.
External EOP Operation
The EOP pin is a bidirectional, open drain pin which may be
driven by external signals to terminate DMA operation.
Because EOP is an open drain pin an external pull-up resis-
tor to VCC is required. The value of the external pull-up
resistor used should guarantee a rise time of less than
125ns. It is important to note that the 82C37A will not accept
external EOP signals when it is in a SI (Idle) state. The
controller must be active to latch EXT EOP. Once latched,
the EXT EOP will be acted upon during the next S2 state,
unless the 82C37A enters an idle state first. In the latter
case, the latched EOP is cleared. External EOP pulses
occurring between active DMA transfers in demand mode
will not be recognized, since the 82C37A is in an SI state.
CHANNEL
REGISTER
OPERATION
SIGNALS
FIRST/LAST
FLIP-FLOP
STATE
DATA
BUS
DB0-DB7
CS
IOR
IOW
A3A2A1A0
0
Base and Current Address
Write
0100000
0
A0-A7
0100000
1
A8-A15
Current Address
Read
0010000
0
A0-A7
0010000
1
A8-A15
Base and Current Word
Count
Write
0100001
0
W0-W7
0100001
1
W8-W15
Current Word Count
Read
0010001
0
W0-W7
0010001
1
W8-W15
1
Base and Current Address
Write
0100010
0
A0-A7
0100010
1
A8-A15
Current Address
Read
0010010
0
A0-A7
0010010
1
A8-A15
Base and Current Word
Count
Write
0100011
0
W0-W7
0100011
1
W8-W15
Current Word Count
Read
0010011
0
W0-W7
0010011
1
W8-W15
2
Base and Current Address
Write
0100100
0
A0-A7
0100100
1
A8-A15
Current Address
Read
0010100
0
A0-A7
0010100
1
A8-A15
Base and Current Word
Count
Write
0100101
0
W0-W7
0100101
1
W8-W15
Current Word Count
Read
0010101
0
W0-W7
0010101
1
W8-W15
3
Base and Current Address
Write
0100110
0
A0-A7
0100110
1
A8-A15
Current Address
Read
00101100
A0-A7
00101101
A8-A15
Base and Current Word
Count
Write
01001110
W0-W7
01001111
W8-W15
Current Word Count
Read
00101110
W0-W7
00101111
W8-W15
FIGURE 5. WORD COUNT AND ADDRESS REGISTER COMMAND CODES


类似零件编号 - CS82C37A

制造商部件名数据表功能描述
logo
Harris Corporation
CS82C37A HARRIS-CS82C37A Datasheet
204Kb / 23P
   CMOS High Performance Programmable DMA Controller
logo
Intersil Corporation
CS82C37A INTERSIL-CS82C37A Datasheet
427Kb / 24P
   CMOS High Performance Programmable DMA Controller
logo
Harris Corporation
CS82C37A-12 HARRIS-CS82C37A-12 Datasheet
204Kb / 23P
   CMOS High Performance Programmable DMA Controller
logo
Intersil Corporation
CS82C37A-12 INTERSIL-CS82C37A-12 Datasheet
427Kb / 24P
   CMOS High Performance Programmable DMA Controller
CS82C37A-1296 INTERSIL-CS82C37A-1296 Datasheet
427Kb / 24P
   CMOS High Performance Programmable DMA Controller
More results

类似说明 - CS82C37A

制造商部件名数据表功能描述
logo
Harris Corporation
82C37 HARRIS-82C37 Datasheet
204Kb / 23P
   CMOS High Performance Programmable DMA Controller
logo
Intersil Corporation
82C37A INTERSIL-82C37A_06 Datasheet
427Kb / 24P
   CMOS High Performance Programmable DMA Controller
82C237 INTERSIL-82C237 Datasheet
158Kb / 25P
   CMOS High Performance Programmable DMA Controller
March 1997
HS-82C37ARH INTERSIL-HS-82C37ARH_00 Datasheet
268Kb / 21P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
NEC
UPD8237A NEC-UPD8237A Datasheet
973Kb / 17P
   HIGH-PERFORMANCE PROGRAMMABLE DMA CONTROLLER
logo
Intersil Corporation
HS-82C37ARH INTERSIL-HS-82C37ARH Datasheet
195Kb / 29P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
Harris Corporation
HS-82C37 HARRIS-HS-82C37 Datasheet
253Kb / 28P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
NEC
UPD8257 NEC-UPD8257 Datasheet
608Kb / 11P
   PROGRAMMABLE DMA CONTROLLER
logo
Intel Corporation
M8257 INTEL-M8257 Datasheet
360Kb / 7P
   PROGRAMMABLE DMA CONTROLLER
logo
Advanced Micro Devices
AM8257 AMD-AM8257 Datasheet
519Kb / 8P
   Programmable DMA Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com