数据搜索系统,热门电子元器件搜索 |
|
CS82C82 数据表(PDF) 2 Page - Intersil Corporation |
|
CS82C82 数据表(HTML) 2 Page - Intersil Corporation |
2 / 7 page 4-275 Functional Diagram Gated Inputs During normal system operation of a latch, signals on the bus at the device inputs will become high impedance or make transitions unrelated to the operation of the latch. These unre- lated input transitions switch the input circuitry and typically cause an increase in power dissipation in CMOS devices by creating a low resistance path between VCC and GND when the signal is at or near the input switching threshold. Addition- ally, if the driving signal becomes high impedance (“float” con- dition), it could create an indeterminate logic state at the input and cause a disruption in device operation. The Intersil 82C8X Series of bus drivers eliminates these con- ditions by turning off data inputs when data is latched (STB = logic zero for the 82C82/83H) and when the device is disabled (OE = logic one for 82C86H/87H). These gated inputs dis- connect the input circuitry from the VCC and ground power supply pins by turning off the upper P-channel and lower N- channel (see Figures 1, 2). No new current flow from VCC to GND occurs during input transitions and invalid logic states from floating inputs are not transmitted. The next stage is held to a valid logic level internal to the device. DC input voltage levels can also cause an increase in ICC if these input levels approach the minimum VIH or maximum VIL conditions. This is due to the operation of the input cir- cuitry in its linear operating region (partially conducting state). The 82C8X series gated inputs mean that this condi- tion will occur only during the time the device is in the trans parent mode (STB = logic one). ICC remains below the max- imum ICC standby specification of l0mA during the time inputs are disabled, thereby, greatly reducing the average power dissipation of the 82C8X series devices Typical 82C82 System Example In a typical 80C86/88 system, the 82C82 is used to latch multiplexed addresses and the STB input is driven by ALE (Address Latch Enable) (see Figure 3). The high pulse width of ALE is approximately 100ns with a bus cycle time of 800ns (80C86/88 at 5MHz). The 82C82 inputs are active only 12.5% of the bus cycle time. Average power dissipation related to input transitioning is reduced by this factor also. DIO DI1 DI2 DI3 DI4 DI5 DI6 DI7 DO0 DO1 DO2 DO3 DO4 DO5 DO6 DO7 OE STB D Q CLK FIGURE 16. 82C82/83H FIGURE 17. 82C86H/87H GATED INPUTS P P P N N N STB DATA IN INTERNAL DATA VCC VCC P P N N OE DATA IN INTERNAL DATA VCC P N VCC 82C82 |
类似零件编号 - CS82C82 |
|
类似说明 - CS82C82 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |