数据搜索系统,热门电子元器件搜索 |
|
EPM7256AE 数据表(PDF) 33 Page - Altera Corporation |
|
EPM7256AE 数据表(HTML) 33 Page - Altera Corporation |
33 / 64 page Altera Corporation 33 MAX 7000A Programmable Logic Device Data Sheet Figure 12. MAX 7000A Switching Waveforms Combinatorial Mode Input Pin I/O Pin PIA Delay Shared Expander Delay Logic Array Input Parallel Expander Delay Logic Array Output Output Pin tIN tLAC , tLAD tPIA tOD tPEXP tIO tSEXP tCOMB Global Clock Mode Global Clock Pin Global Clock at Register Data or Enable (Logic Array Output) tF tCH tCL tR tIN tGLOB tSU tH Array Clock Mode Input or I/O Pin Clock into PIA Clock into Logic Array Clock at Register Data from Logic Array Register to PIA to Logic Array Register Output to Pin tF tR tACH tACL tSU tIN tIO tRD tPIA tCLR , tPRE tH tPIA tIC tPIA tOD tOD tR & tF < 2 ns. Inputs are driven at 3 V for a logic high and 0 V for a logic low. All timing characteristics are measured at 1.5 V. |
类似零件编号 - EPM7256AE |
|
类似说明 - EPM7256AE |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |