数据搜索系统,热门电子元器件搜索 |
|
EPM7256AE 数据表(PDF) 54 Page - Altera Corporation |
|
EPM7256AE 数据表(HTML) 54 Page - Altera Corporation |
54 / 64 page 54 Altera Corporation MAX 7000A Programmable Logic Device Data Sheet Notes to tables: (1) These values are specified under the recommended operating conditions shown in Table 14 on page 28. See Figure 12 for more information on switching waveforms. (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value. (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The tLPA parameter must be added to this minimum width if the clear or reset signal incorporates the tLAD parameter into the signal path. (4) This parameter is measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB. (5) Operating conditions: VCCIO = 2.5 ± 0.2 V for commercial and industrial use. (6) The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP, tACL, and tCPPW parameters for macrocells running in low-power mode. Power Consumption Supply power (P) versus frequency (fMAX, in MHz) for MAX 7000A devices is calculated with the following equation: P = PINT + PIO = ICCINT × VCC + PIO The PIO value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in Application Note 74 (Evaluating Power for Altera Devices). The ICCINT value depends on the switching frequency and the application logic. The ICCINT value is calculated with the following equation: ICCINT = (A × MCTON) + [B × (MCDEV – MCTON)] + (C × MCUSED × fMAX × togLC) tCOMB Combinatorial delay 1.6 2.0 2.7 3.2 ns tIC Array clock delay 2.7 3.4 4.5 5.4 ns tEN Register enable time 2.5 3.1 4.2 5.0 ns tGLOB Global control delay 1.1 1.4 1.8 2.2 ns tPRE Register preset time 2.3 2.9 3.8 4.6 ns tCLR Register clear time 2.3 2.9 3.8 4.6 ns tPIA PIA delay (2) 1.3 1.6 2.1 2.6 ns tLPA Low-power adder (6) 11.0 10.0 10.0 10.0 ns Table 30. EPM7256A Internal Timing Parameters (Part 2 of 2) Note (1) Symbol Parameter Conditions Speed Grade Unit -6 -7 -10 -12 Min Max Min Max Min Max Min Max |
类似零件编号 - EPM7256AE |
|
类似说明 - EPM7256AE |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |