数据搜索系统,热门电子元器件搜索 |
|
CS5331A 数据表(PDF) 9 Page - Cirrus Logic |
|
CS5331A 数据表(HTML) 9 Page - Cirrus Logic |
9 / 30 page LRCK is automatically detected during power-up and internal dividers are set to generate the ap- propriate internal clocks. CS5330A The CS5330A data output format is shown in Figure 2. Notice that the MSB is clocked by the transition of LRCK and the remaining seventeen data bits are clocked by the falling edge of SCLK. The data bits are valid during the rising edge of SCLK. CS5331A The CS5331A data output format is shown in Figure 3. Notice the one SCLK period delay be- tween the LRCK transitions and the MSB of the data. The falling edges of SCLK cause the ADC to output the eighteen data bits. The data bits are valid during the rising edge of SCLK. LRCK is also inverted compared to the CS5330A inter- face. The CS5331A interface is compatible with I 2S. 0 1 2 18 19 20 21 22 31 0 1 2 18 19 20 21 22 23 31 0 1 SCLK LRCK Left Audio Data Right Audio Data 17 16 10 17 16 1 0 SDATA 3 3 30 Figure 3. Data Output Timing - CS5331A (I 2S compatible) 0 1 2 18 19 20 21 22 31 0 1 2 18 19 20 21 22 23 31 0 1 SCLK LRCK Left Audio Data Right Audio Data 17 16 10 17 16 1 0 SDATA 17 17 30 Figure 2. Data Output Timing - CS5330A CS5330A/CS5331A DS138F2 9 |
类似零件编号 - CS5331A |
|
类似说明 - CS5331A |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |