数据搜索系统,热门电子元器件搜索 |
|
CS493122-CL 数据表(PDF) 8 Page - Cirrus Logic |
|
CS493122-CL 数据表(HTML) 8 Page - Cirrus Logic |
8 / 86 page CS49300 Family DSP 8 DS339PP4 1.7. Switching Characteristics — Intel® Host Mode (TA = 25 °C; VA, VD[3:1] = 2.5 V ±5%; Inputs: Logic 0 = DGND, Logic 1 = VD, CL = 20 pF) Notes: 1. Certain timing parameters are normalized to the DSP clock, DCLKP, in nanoseconds. DCLKP = 1/DCLK. The DSP clock can be defined as follows: External CLKIN Mode: DCLK == CLKIN/4 before and during boot DCLK == CLKIN after boot Internal Clock Mode: DCLK == 10MHz before and during boot, i.e. DCLKP == 100ns DCLK == 65 MHz after boot, i.e. DCLKP == 15.4ns It should be noted that DCLK for the internal clock mode is application specific. The application code users guide should be checked to confirm DCLK for the particular application. 2. This specification is characterized but not production tested. A 470 ohm pull-up resistor was used for characterization to minimize the effects of external bus capacitance. 3. See Tidd from Intel Host Mode in Table 6 on page 43 Parameter Symbol Min Max Unit Address setup before CS and RD low or CS and WR low Tias 5- ns Address hold time after CS and RD low or CS and WR low Tiah 5- ns Delay between RD then CS low or CS then RD low Ticdr 0 ∞ ns Data valid after CS and RD low (Note 3) Tidd -21 ns CS and RD low for read (Note 1) Tirpw DCLKP + 10 - ns Data hold time after CS or RD high Tidhr 5- ns Data high-Z after CS or RD high (Note 2) Tidis -22 ns CS or RD high to CS and RD low for next read (Note 1) Tird 2*DCLKP + 10 - ns CS or RD high to CS and WR low for next write (Note 1) Tirdtw 2*DCLKP + 10 - ns Delay between WR then CS low or CS then WR low Ticdw 0 ∞ ns Data setup before CS or WR high Tidsu 20 - ns CS and WR low for write (Note 1) Tiwpw DCLKP + 10 - ns Data hold after CS or WR high Tidhw 5- ns CS or WR high to CS and RD low for next read (Note 1) Tiwtrd 2*DCLKP + 10 - ns CS or WR high to CS and WR low for next write (Note 1) Tiwd 2*DCLKP + 10 - ns |
类似零件编号 - CS493122-CL |
|
类似说明 - CS493122-CL |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |