数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FM25W256-G 数据表(PDF) 7 Page - Cypress Semiconductor

部件名 FM25W256-G
功能描述  256Kb Wide Voltage SPI F-RAM
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

FM25W256-G 数据表(HTML) 7 Page - Cypress Semiconductor

Back Button FM25W256-G Datasheet HTML 3Page - Cypress Semiconductor FM25W256-G Datasheet HTML 4Page - Cypress Semiconductor FM25W256-G Datasheet HTML 5Page - Cypress Semiconductor FM25W256-G Datasheet HTML 6Page - Cypress Semiconductor FM25W256-G Datasheet HTML 7Page - Cypress Semiconductor FM25W256-G Datasheet HTML 8Page - Cypress Semiconductor FM25W256-G Datasheet HTML 9Page - Cypress Semiconductor FM25W256-G Datasheet HTML 10Page - Cypress Semiconductor FM25W256-G Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
FM25W256 - 256Kb SPI F-RAM
Document Number: 001-84506 Rev. *B
Page 7 of 16
by terminating a write cycle (/CS high) or by using
the WRDI command.
BP1 and BP0 are memory block write protection bits.
They specify portions of memory that are write
protected as shown in the following table.
Table 3. Block Memory Write Protection
BP1
BP0
Protected Address Range
0
0
None
0
1
6000h to 7FFFh (upper ¼)
1
0
4000h to 7FFFh (upper ½)
1
1
0000h to 7FFFh (all)
The BP1 and BP0 bits and the Write Enable Latch
are the only mechanisms that protect the memory
from writes. The remaining write protection features
protect inadvertent changes to the block protect bits.
The WPEN bit controls the effect of the hardware
/WP pin. When WPEN is low, the /WP pin is
ignored. When WPEN is high, the /WP pin controls
write access to the status register. Thus the Status
Register is write protected if WPEN=1 and /WP=0.
This scheme provides a write protection mechanism,
which can prevent software from writing the
memory under any circumstances. This occurs if the
BP1 and BP0 are set to 1, the WPEN bit is set to 1,
and /WP is set to 0. This occurs because the block
protect bits prevent writing memory and the /WP
signal in hardware prevents altering the block
protect bits (if WPEN is high). Therefore in this
condition, hardware must be involved in allowing a
write operation. The following table summarizes the
write protection conditions.
Table 4. Write Protection
WEL
WPEN
/WP
Protected Blocks
Unprotected Blocks
Status Register
0
X
X
Protected
Protected
Protected
1
0
X
Protected
Unprotected
Unprotected
1
1
0
Protected
Unprotected
Protected
1
1
1
Protected
Unprotected
Unprotected
Memory Operation
The SPI interface, which is capable of a relatively
high clock frequency, highlights the fast write
capability of the F-RAM technology. Unlike SPI-bus
EEPROMs, the FM25W256 can perform sequential
writes at bus speed. No page register is needed and
any number of sequential writes may be performed.
Write Operation
All writes to the memory array begin with a WREN
op-code. The next op-code is the WRITE instruction.
This op-code is followed by a two-byte address
value. The upper bit of the address is a “don’t care”.
In total, 15-bits specify the address of the first data
byte of the write operation. Subsequent bytes are data
and they are written sequentially. Addresses are
incremented internally as long as the bus master
continues to issue clocks. If the last address of 7FFFh
is reached, the counter will roll over to 0000h. Data is
written MSB first. A write operation is shown in
Figure 9.
Unlike EEPROMs, any number of bytes can be
written sequentially and each byte is written to
memory immediately after it is clocked in (after the
8
th
clock). The rising edge of /CS terminates a
WRITE op-code operation. Asserting /WP active in
the middle of a write operation will have no effect
until the next falling edge of /CS.
Read Operation
After the falling edge of /CS, the bus master can issue
a READ op-code. Following this instruction is a two-
byte address value. The upper bit of the address is a
don’t care. In total, 15-bits specify the address of the
first byte of the read operation. After the op-code and
address are complete, the SI line is ignored. The bus
master issues 8 clocks, with one bit read out for each.
Addresses are incremented internally as long as the
bus master continues to issue clocks. If the last
address of 7FFFh is reached, the counter will roll
over to 0000h. Data is read MSB first. The rising
edge of /CS terminates a READ op-code operation.
A read operation is shown in Figure 10.
Hold
The /HOLD pin can be used to interrupt a serial
operation without aborting it. If the bus master pulls
the /HOLD pin low while SCK is low, the current
operation will pause. Taking the /HOLD pin high
while SCK is low will resume an operation. The
transitions of /HOLD must occur while SCK is low,
but the SCK and /CS pins can toggle during a hold
state.


类似零件编号 - FM25W256-G

制造商部件名数据表功能描述
logo
List of Unclassifed Man...
FM25W256-G ETC1-FM25W256-G Datasheet
142Kb / 13P
   256Kb FRAM Wide Voltage Serial Memory
logo
Ramtron International C...
FM25W256-G RAMTRON-FM25W256-G Datasheet
297Kb / 13P
   256Kb Wide Voltage SPI F-RAM
logo
Cypress Semiconductor
FM25W256-G CYPRESS-FM25W256-G Datasheet
453Kb / 13P
   256Kb Wide Voltage SPI F-RAM
FM25W256-G CYPRESS-FM25W256-G Datasheet
411Kb / 14P
   256Kb Wide Voltage SPI F-RAM
logo
Ramtron International C...
FM25W256-GTR RAMTRON-FM25W256-GTR Datasheet
297Kb / 13P
   256Kb Wide Voltage SPI F-RAM
More results

类似说明 - FM25W256-G

制造商部件名数据表功能描述
logo
Cypress Semiconductor
FM25W256 CYPRESS-FM25W256 Datasheet
453Kb / 13P
   256Kb Wide Voltage SPI F-RAM
logo
Ramtron International C...
FM25W256 RAMTRON-FM25W256 Datasheet
297Kb / 13P
   256Kb Wide Voltage SPI F-RAM
logo
Cypress Semiconductor
FM25W256 CYPRESS-FM25W256_13 Datasheet
411Kb / 14P
   256Kb Wide Voltage SPI F-RAM
logo
Ramtron International C...
FM18W08 RAMTRON-FM18W08 Datasheet
333Kb / 11P
   256Kb Wide Voltage Bytewide F-RAM
logo
Cypress Semiconductor
FM24W256 CYPRESS-FM24W256 Datasheet
356Kb / 14P
   256Kb Wide Voltage Serial F-RAM
logo
Ramtron International C...
FM24W256 RAMTRON-FM24W256 Datasheet
231Kb / 13P
   256Kb Wide Voltage Serial F-RAM
logo
Cypress Semiconductor
FM18W08 CYPRESS-FM18W08 Datasheet
325Kb / 12P
   256Kb Wide Voltage Bytewide F-RAM
logo
Ramtron International C...
FM24V02 RAMTRON-FM24V02 Datasheet
200Kb / 15P
   256Kb Serial 3V F-RAM Memory
FM25V02 RAMTRON-FM25V02 Datasheet
343Kb / 17P
   256Kb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM24V02 CYPRESS-FM24V02 Datasheet
401Kb / 16P
   256Kb Serial 3V F-RAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com