 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TSL1412S 数据表(PDF) 5 Page - ams AG |
|
||||||||||||||||||||||||||||||
TSL1412S 数据表(HTML) 5 Page - ams AG |
|
|
5 / 13 page  TSL1412S 1536 × 1 LINEAR SENSOR ARRAY WITH HOLD TAOS045F − APRIL 2007 4 r r Copyright E 2007, TAOS Inc. The LUMENOLOGY r Company www.taosinc.com Electrical Characteristics at fclock = 1 MHz, VDD = 5 V, TA = 25°C, λp = 640 nm, tint = 5 ms, RL = 330 Ω, Ee = 12.5 μW/cm2 (unless otherwise noted) (see Note 3) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Vout Analog output voltage (white, average over 1280 pixels) See Note 4 1.6 2 2.4 V Vdrk Analog output voltage (dark, average over 1280 pixels) Ee = 0 0 0.1 0.3 V PRNU Pixel response nonuniformity See Note 5 ±20% Nonlinearity of analog output voltage See Note 6 ±0.4% Output noise voltage See Note 7 1 mVrms Re Responsivity See Note 8 20 30 38 V/ (μJ/cm2) V Analog output saturation voltage VDD = 5 V, RL = 330 Ω 4.5 4.8 V Vsat Analog output saturation voltage VDD = 3 V, RL = 330 Ω 2.5 2.8 V SE Saturation exposure VDD = 5 V, See Note 9 155 nJ/cm2 SE Saturation exposure VDD = 3 V, See Note 9 90 nJ/cm2 DSNU Dark signal nonuniformity All pixels, Ee = 0, See Note 10 0.05 0.15 V IL Image lag See Note 11 0.5% I Supply current VDD = 5 V, Ee = 0 40 55 mA IDD Supply current VDD = 3 V, Ee = 0 30 45 mA VIH High-level input voltage 2 V VIL Low-level input voltage 0.8 V IIH High-level input current VI = VDD 10 μA IIL Low-level input current VI = 0 10 μA Ci Input capacitance, SI 25 pF Ci Input capacitance, CLK 25 pF NOTES: 3. All measurements made with a 0.1 μF capacitor connected between VDD and ground. 4. The array is uniformly illuminated with a diffused LED source having a peak wavelength of 640 nm. 5. PRNU is the maximum difference between the voltage from any single pixel and the average output voltage from all pixels of the device under test when the array is uniformly illuminated at the white irradiance level. PRNU includes DSNU. 6. Nonlinearity is defined as the maximum deviation from a best-fit straight line over the dark-to-white irradiance levels, as a percent of analog output voltage (white). 7. RMS noise is the standard deviation of a single-pixel output under constant illumination as observed over a 5-second period. 8. Re(min) = [Vout(min) − Vdrk(max)] ÷ (Ee × tint) 9. SE(min) = [Vsat(min) − Vdrk(min)] × 〈Ee × tint) ÷ [Vout(max) − Vdrk(min)] 10. DSNU is the difference between the maximum and minimum output voltage for all pixels in the absence of illumination. 11. Image lag is a residual signal left in a pixel from a previous exposure. It is defined as a percent of white-level signal remaining after a pixel is exposed to a white condition followed by a dark condition: IL + Vout (IL) * Vdrk Vout (white) * Vdrk 100 Timing Requirements (see Figure 1 and Figure 2) MIN NOM MAX UNIT tsu(SI) Setup time, serial input (see Note 12) 20 ns th(SI) Hold time, serial input (see Note 12 and Note 13) 0 ns tpd(SO) Propagation delay time, SO 50 ns tw Pulse duration, clock high or low 50 ns tr, tf Input transition (rise and fall) time 0 500 ns tqt Pixel charge transfer time 20 μs NOTES: 12. Input pulses have the following characteristics: tr = 6 ns, tf = 6 ns. 13. SI must go low before the rising edge of the next clock pulse. |
类似零件编号 - TSL1412S |
|
类似说明 - TSL1412S |
|
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
