数据搜索系统，热门电子元器件搜索 

TSL201CL 数据表(PDF) 8 Page  ams AG 

TSL201CL 数据表(HTML) 8 Page  ams AG 
8 / 15 page TSL201CL 64 y 1 LINEAR SENSOR ARRAY TAOS146 − APRIL 2012 7 The LUMENOLOGY r Company r r Copyright E 2012, TAOS Inc. www.taosinc.com APPLICATION INFORMATION Power Supply Considerations For optimum device performance, powersupply lines should be decoupled by a 0.01 μF to 0.1μF capacitor with short leads mounted close to the device package. Integration Time The integration time of the linear array is the period during which light is sampled and charge accumulates on each pixel’s integrating capacitor. The flexibility to adjust the integration period is a powerful and useful feature of the TAOS TSL2xx linear array family. By changing the integration time, a desired output voltage can be obtained on the output pin while avoiding saturation for a wide range of light levels. Each pixel of the linear array consists of a lightsensitive photodiode. The photodiode converts light intensity to a voltage. The voltage is sampled on the Sampling Capacitor by closing switch S2 (position 1) (see the functional block diagram on page 1). Logic controls the resetting of the Integrating Capacitor to zero by closing switch S1 (position 2). At SI input (Start Integration), pixel 1 is accessed. During this event, S2 moves from position 1 (sampling) to position 3 (holding). This holds the sampled voltage for pixel 1. Switch S1 for pixel 1 is then moved to position 2. This resets (clears) the voltage previously integrated for that pixel so that pixel 1 is now ready to start a new integration cycle. When the next clock period starts, the S1 switch is returned to position 1 to be ready to start integrating again. S2 is returned to position 1 to start sampling the next light integration. Then the next pixel starts the same procedure. The integration time is the time from a specific pixel read to the next time that pixel is read again. If either the clock speed or the time between successive SI pulses is changed, the integration time will vary. After the final (nth) pixel in the array is read on the output, the output goes into a highimpedance mode. A new SI pulse can occur on the (n+1) clock causing a new cycle of integration/output to begin. Note that the time between successive SI pulses must not exceed the maximum integration time of 100 msec. The minimum integration time for any given array is determined by time required to clock out all the pixels in the array and the time to discharge the pixels. The time required to discharge the pixels is a constant. Therefore, the minimum integration period is simply a function of the clock frequency and the number of pixels in the array. A slower clock speed increases the minimum integration time and reduces the maximum light level for saturation on the output. The minimum integration time shown in this data sheet is based on the maximum clock frequency of 5 MHz. The minimum integration time can be calculated from the equation: Tint(min) + 1 maximum clock frequency n where: n is the number of pixels In the case of the TSL201CL, the minimum integration time would be: Tint(min) + 200ns 64 + 12.8ms It is important to note that not all pixels will have the same integration time if the clock frequency is varied while data is being output. 
类似零件编号  TSL201CL 


链接网址 
隐私政策 
ALLDATASHEETCN.COM 
ALLDATASHEET是否为您带来帮助? [ DONATE ] 
关于 Alldatasheet  广告服务  联系我们  隐私政策  链接交换  制造商名单 All Rights Reserved©Alldatasheet.com 
Russian : Alldatasheetru.com  Korean : Alldatasheet.co.kr  Spanish : Alldatasheet.es  French : Alldatasheet.fr  Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com  Polish : Alldatasheet.pl  Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in  Mexican : Alldatasheet.com.mx  British : Alldatasheet.co.uk  New Zealand : Alldatasheet.co.nz 
Family Site : ic2ic.com 
icmetro.com 