数据搜索系统,热门电子元器件搜索 |
|
EP4SGX180DF29I3N 数据表(PDF) 18 Page - Altera Corporation |
|
EP4SGX180DF29I3N 数据表(HTML) 18 Page - Altera Corporation |
18 / 82 page Chapter 1: DC and Switching Characteristics for Stratix IV Devices 1–10 Electrical Characteristics January 2014 Altera Corporation Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 1–13 lists OCT variation with temperature and voltage after power-up calibration. Use Table 1–13 to determine the OCT variation after power-up calibration and Equation 1–1 to determine the OCT variation without re-calibration. Table 1–13 lists the OCT variation after the power-up calibration. Pin Capacitance Table 1–14 lists the Stratix IV device family pin capacitance. Equation 1–1. OCT Variation Without Re-Calibration (1), (2), (3), (4), (5), (6) Notes to Equation 1–1: (1) The ROCT value calculated from Equation 1–1 shows the range of OCT resistance with the variation of temperature and VCCIO. (2) RSCAL is the OCT resistance value at power-up. (3) T is the variation of temperature with respect to the temperature at power-up. (4) V is the variation of voltage with respect to the V CCIO at power-up. (5) dR/dT is the percentage change of RSCAL with temperature. (6) dR/dV is the percentage change of RSCAL with voltage. Table 1–13. OCT Variation after Power-Up Calibration (1) Symbol Description VCCIO (V) Typical Unit dR/dV OCT variation with voltage without re-calibration 3.0 0.0297 %/mV 2.5 0.0344 1.8 0.0499 1.5 0.0744 1.2 0.1241 dR/dT OCT variation with temperature without re-calibration 3.0 0.189 %/°C 2.5 0.208 1.8 0.266 1.5 0.273 1.2 0.317 Note to Table 1–13: (1) Valid for VCCIO range of ±5% and temperature range of 0° to 85°C. ROCT RSCAL 1 dR dT ------- T dR dV ------- V + = Table 1–14. Pin Capacitance for Stratix IV Devices (Part 1 of 2) Symbol Description Value Unit CIOTB Input capacitance on the top and bottom I/O pins 4 pF CIOLR Input capacitance on the left and right I/O pins 4 pF CCLKTB Input capacitance on the top and bottom non-dedicated clock input pins 4 pF CCLKLR Input capacitance on the left and right non-dedicated clock input pins 4 pF |
类似零件编号 - EP4SGX180DF29I3N |
|
类似说明 - EP4SGX180DF29I3N |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |