数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EP2SGX60D 数据表(PDF) 97 Page - Altera Corporation

部件名 EP2SGX60D
功能描述  Section I. Stratix II GX Device Data Sheet
Download  316 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EP2SGX60D 数据表(HTML) 97 Page - Altera Corporation

Back Button EP2SGX60D Datasheet HTML 93Page - Altera Corporation EP2SGX60D Datasheet HTML 94Page - Altera Corporation EP2SGX60D Datasheet HTML 95Page - Altera Corporation EP2SGX60D Datasheet HTML 96Page - Altera Corporation EP2SGX60D Datasheet HTML 97Page - Altera Corporation EP2SGX60D Datasheet HTML 98Page - Altera Corporation EP2SGX60D Datasheet HTML 99Page - Altera Corporation EP2SGX60D Datasheet HTML 100Page - Altera Corporation EP2SGX60D Datasheet HTML 101Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 316 page
background image
Altera Corporation
2–89
October 2007
Stratix II GX Device Handbook, Volume 1
Stratix II GX Architecture
PLLs and Clock
Networks
Stratix II GX devices provide a hierarchical clock structure and multiple
phase-locked loops (PLLs) with advanced features. The large number of
clocking resources in combination with the clock synthesis precision
provided by enhanced and fast PLLs provides a complete clock
management solution.
Global and Hierarchical Clocking
Stratix II GX devices provide 16 dedicated global clock networks and
32 regional clock networks (eight per device quadrant). These clocks are
organized into a hierarchical clock structure that allows for up to 24 clocks
per device region with low skew and delay. This hierarchical clocking
scheme provides up to 48 unique clock domains in Stratix II GX devices.
There are 12 dedicated clock pins to drive either the global or regional
clock networks. Four clock pins drive each side of the device, as shown in
Figures 2–61 and 2–62. Internal logic and enhanced and fast PLL outputs
can also drive the global and regional clock networks. Each global and
regional clock has a clock control block, which controls the selection of the
clock source and dynamically enables or disables the clock to reduce
power consumption. Table 2–24 shows global and regional clock features.
Global Clock Network
These clocks drive throughout the entire device, feeding all device
quadrants. The global clock networks can be used as clock sources for all
resources in the device IOEs, ALMs, DSP blocks, and all memory blocks.
These resources can also be used for control signals, such as clock enables
and synchronous or asynchronous clears fed from the external pin. The
global clock networks can also be driven by internal logic for internally
Table 2–24. Global and Regional Clock Features
Feature
Global Clocks
Regional Clocks
Number per device
16
32
Number available per
quadrant
16
8
Sources
Clock pins, PLL outputs,
core routings,
inter-transceiver clocks
Clock pins, PLL outputs,
core routings,
inter-transceiver clocks
Dynamic clock source
selection
v
Dynamic enable/disable
vv


类似零件编号 - EP2SGX60D

制造商部件名数据表功能描述
logo
Altera Corporation
EP2SGX60D ALTERA-EP2SGX60D Datasheet
3Mb / 314P
   Stratix II GX Device
EP2SGX60D ALTERA-EP2SGX60D Datasheet
456Kb / 34P
   1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EP2SGX60D ALTERA-EP2SGX60D Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EP2SGX60D ALTERA-EP2SGX60D Datasheet
621Kb / 36P
   This datasheet describes enhanced configuration (EPC) devices
EP2SGX60D ALTERA-EP2SGX60D Datasheet
1Mb / 316P
   Section I. Stratix II GX Device Data Sheet
More results

类似说明 - EP2SGX60D

制造商部件名数据表功能描述
logo
Altera Corporation
EP2SGX30CF780C5N ALTERA-EP2SGX30CF780C5N Datasheet
1Mb / 316P
   Section I. Stratix II GX Device Data Sheet
EP2SGX130GF1508C3N ALTERA-EP2SGX130GF1508C3N Datasheet
1Mb / 316P
   Section I. Stratix II GX Device Data Sheet
EP1SGX40DF1020C6 ALTERA-EP1SGX40DF1020C6 Datasheet
2Mb / 272P
   Section I. Stratix GX Device Family Data Sheet
EP1SGX10DF672C6 ALTERA-EP1SGX10DF672C6 Datasheet
2Mb / 272P
   Section I. Stratix GX Device Family Data Sheet
EP2SGX60EF1152C3 ALTERA-EP2SGX60EF1152C3 Datasheet
3Mb / 326P
   Stratix II GX Device Data Sheet
EP2S90F1020C4 ALTERA-EP2S90F1020C4 Datasheet
2Mb / 238P
   Section I. Stratix II Device Family Data Sheet
EP2S90F1020I4N ALTERA-EP2S90F1020I4N Datasheet
2Mb / 238P
   Section I. Stratix II Device Family Data Sheet
EP2S180F1508I4 ALTERA-EP2S180F1508I4 Datasheet
2Mb / 238P
   Section I. Stratix II Device Family Data Sheet
EP2S30F484C4N ALTERA-EP2S30F484C4N Datasheet
2Mb / 238P
   Section I. Stratix II Device Family Data Sheet
EP1AGX ALTERA-EP1AGX Datasheet
3Mb / 234P
   Section I. Arria GX Device Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com