数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

54AC11112 数据表(PDF) 1 Page - Texas Instruments

部件名 54AC11112
功能描述  DUAL J-K NEGATIVE-EDGE-TRIGGERED ELIP-FLOPS WITH CLEAR AND PRESET
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

54AC11112 数据表(HTML) 1 Page - Texas Instruments

  54AC11112 Datasheet HTML 1Page - Texas Instruments 54AC11112 Datasheet HTML 2Page - Texas Instruments 54AC11112 Datasheet HTML 3Page - Texas Instruments 54AC11112 Datasheet HTML 4Page - Texas Instruments 54AC11112 Datasheet HTML 5Page - Texas Instruments 54AC11112 Datasheet HTML 6Page - Texas Instruments 54AC11112 Datasheet HTML 7Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 1 / 7 page
background image
54AC11112, 74AC11112
DUAL JK NEGATIVEEDGETRIGGERED FLIPFLOPS
WITH CLEAR AND PRESET
SCAS073A − JUNE 1989 − REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77001
Copyright
1993, Texas Instruments Incorporated
2−1
Flow-Through Architecture Optimizes
PCB Layout
Center-Pin V
CC and GND Configuration
Minimizes High-Speed Switching Noise
EPIC  (Enhanced-Performance Implanted
CMOS) 1-
µm Process
500-mA Typical Latch-Up Immunity
at 125
°C
ESD Protection Exceeds 2000 V,
MIL STD-883C Method 3015
Package Options Include Plastic Small-
Outline Packages, Ceramic Chip Carriers,
and Standard Plastic and Ceramic
300-mil DIPs
description
These devices contain two independent J-K
negative-edge-triggered flip-flops. A low level at
the preset (PRE) or clear (CLR) inputs sets or
resets the outputs regardless of the levels of the
other inputs. When preset and clear are inactive
(high), data at the J and K inputs meeting the setup
time requirements are transferred to the outputs
on the negative-going edge of the clock pulse.
Clock triggering occurs at a voltage level and is not
directly related to the fall time of the clock pulse.
Following the hold time interval, data at the J and
K inputs may be changed without affecting the
levels at the outputs. These versatile flip-flops can
perform as toggle flip-flops by tying J and K high.
The 54AC11112 is characterized for operation over the full military temperature range of − 55
°C to 125°C. The
74AC11112 is characterized for operation from − 40
°C to 85°C.
FUNCTION TABLE
(each gate)
INPUTS
OUTPUTS
PRE
CLR
CLK
J
K
Q
Q
L
H
X
X
X
H
L
H
LX
X
X
L
H
L
LX
X
X
H{
H{
H
H
LL
QO
QO
H
H
HL
H
L
H
H
LHL
H
H
H
H
H
Toggle
H
H
H
X
X
QO
QO
† This configuration is nonstable; that is, it will not persist
when either PRE or CLR returns to its inactive (high) level.
54AC11112 ...J PACKAGE
74AC11112 ...D OR N PACKAGE
(TOP VIEW)
54AC11112 . . . FK PACKAGE
(TOP VIEW)
NC − No internal connection
1PRE
1Q
1Q
GND
2Q
2Q
2PRE
2J
1J
1K
1CLK
1CLR
VCC
2CLR
2CLK
2K
3
2
1 20 19
910 11 12 13
4
5
6
7
8
18
17
16
15
14
2CLK
2K
NC
2J
2PRE
1K
1J
NC
1PRE
1Q
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.


类似零件编号 - 54AC11112

制造商部件名数据表功能描述
logo
Texas Instruments
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results

类似说明 - 54AC11112

制造商部件名数据表功能描述
logo
Texas Instruments
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT112 TI-CD54ACT112_08 Datasheet
546Kb / 13P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Renesas Technology Corp
HD74LS112 RENESAS-HD74LS112 Datasheet
291Kb / 11P
   Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
Jul.13.2005
logo
Texas Instruments
SN54ALS112A TI-SN54ALS112A Datasheet
96Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74LS112 HITACHI-HD74LS112 Datasheet
76Kb / 7P
   Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)
logo
Texas Instruments
SN54HC112 TI1-SN54HC112_14 Datasheet
610Kb / 18P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD54AC112 TI-CD54AC112_06 Datasheet
336Kb / 11P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD54AC112 TI-CD54AC112 Datasheet
331Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC112 TI-SN54HC112 Datasheet
445Kb / 14P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com