Trigger sensitivity

Internal DC coupled

4% of full scale from DC to 50 MHz

10% of full scale at 4 GHz

20% of full scale at 8 GHz

50% of full scale at 11 GHz

Aux input 50 Ω (external

trigger)

250 mV from DC to 50 MHz, increasing to 350 mV at 1.0 GHz

A event and delayed B event

trigger types

Edge, glitch, width, runt, timeout, transition time, logic pattern, logic state, setup/hold, window - all except edge, pattern, and state

can be logic state qualified by up to two channels

Main trigger modes

Auto, Normal, and Single

Trigger sequences

Main, Delayed by Time, Delayed by Events, Reset by Time, Reset by State, Reset by Transition. All sequences can include a

separate horizontal delay after the trigger event to position the acquisition window in time

Trigger coupling

DC, AC (attenuates <100 Hz)

HF Rej (attenuates >20 kHz)

LF Rej (attenuates <200 kHz)

Noise Reject (reduces sensitivity)

Trigger holdoff range

250 ns min to 12 s max

Trigger level range

Any channel

±120% of full scale from center of screen

Auxiliary input

±5 V

Line

0 V, not settable

Clock recovery system

DPO Models

Requires Option ST6G or Option MTH

MSO Models

Standard

Clock recovery phase locked loop

bandwidth

Fixed at FBaud/1600

Clock recovery jitter (RMS)

Minimum signal amplitude needed

for clock recovery

Tracking/Acquisition range

±2% of requested baud

Clock recovery frequency range

1.5 MBaud to 3.125 GBaud. Recovered clock and regenerated data available for use with a BERT.

Serial pattern trigger

DPO Models

Requires Option ST6G

MSO Models

Standard

Datasheet

22 www.tektronix.com