数据搜索系统,热门电子元器件搜索 |
|
EP1K50 数据表(PDF) 51 Page - Altera Corporation |
|
EP1K50 数据表(HTML) 51 Page - Altera Corporation |
51 / 86 page Altera Corporation 51 ACEX 1K Programmable Logic Device Family Data Sheet 13 Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the ACEX 1K device. Figure 24. ACEX 1K Device Timing Model Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models. Figure 25. ACEX 1K Device LE Timing Model Dedicated Clock/Input Interconnect I/O Element Logic Element Embedded Array Block tCGENR tCO tCOMB tSU tH tPRE tCLR Register Delays LUT Delay tLUT tRLUT tCLUT Carry Chain Delay Carry-In Cascade-In Data-Out tCGEN tCICO Packed Register Delay tPACKED Register Control Delay tC tEN Data-In Control-In tCASC Cascade-Out Carry-Out tLABCARRY tLABCASC |
类似零件编号 - EP1K50 |
|
类似说明 - EP1K50 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |