数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74F112NSRE4 数据表(PDF) 2 Page - Texas Instruments

部件名 SN74F112NSRE4
功能描述  DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

SN74F112NSRE4 数据表(HTML) 2 Page - Texas Instruments

  SN74F112NSRE4 Datasheet HTML 1Page - Texas Instruments SN74F112NSRE4 Datasheet HTML 2Page - Texas Instruments SN74F112NSRE4 Datasheet HTML 3Page - Texas Instruments SN74F112NSRE4 Datasheet HTML 4Page - Texas Instruments SN74F112NSRE4 Datasheet HTML 5Page - Texas Instruments SN74F112NSRE4 Datasheet HTML 6Page - Texas Instruments SN74F112NSRE4 Datasheet HTML 7Page - Texas Instruments SN74F112NSRE4 Datasheet HTML 8Page - Texas Instruments SN74F112NSRE4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 13 page
background image
SN74F112
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET
SDFS048A – D2932, MARCH 1987 – REVISED OCTOBER 1993
2–2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
logic symbol
S
4
1J
3
1J
1K
2
1K
R
15
1Q
5
6
C1
1PRE
1CLR
1Q
1
1CLK
10
11
2J
12
2K
14
2Q
9
7
2PRE
2CLR
2Q
13
2CLK
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram, each flip-flop (positive logic)
PRE
CLK
K
Q
Q
CLR
J
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC
– 0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI (see Note 1)
– 1.2 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input current range
– 30 mA to 5 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range applied to any output in the high state
– 0.5 V to VCC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Current into any output in the low state
40 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range
0
°C to 70°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range
– 65
°C to 150°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.


类似零件编号 - SN74F112NSRE4

制造商部件名数据表功能描述
logo
Texas Instruments
SN74F112N TI-SN74F112N Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
More results

类似说明 - SN74F112NSRE4

制造商部件名数据表功能描述
logo
NXP Semiconductors
74ALS112A PHILIPS-74ALS112A Datasheet
92Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1991 Feb 08
74F112 PHILIPS-74F112 Datasheet
83Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1990 Feb 09
logo
Mitsubishi Electric Sem...
M74LS73AP MITSUBISHI-M74LS73AP Datasheet
220Kb / 4P
   DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH RESET
logo
Texas Instruments
CD54AC112 TI1-CD54AC112_14 Datasheet
903Kb / 15P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
logo
Fairchild Semiconductor
DM74ALS109A FAIRCHILD-DM74ALS109A Datasheet
55Kb / 6P
   Dual J-K Positive-Edge-Triggered Flip-Flop
logo
Texas Instruments
SN54LS112A TI1-SN54LS112A_15 Datasheet
1Mb / 20P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE TRIGGERED FLIP-FLOPS
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74F112 TI-SN74F112 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI-SN74LVC112A Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
74ACT11112 TI1-74ACT11112_11 Datasheet
214Kb / 8P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com