数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD8582 数据表(PDF) 5 Page - Analog Devices

部件名 AD8582
功能描述  5 Volt, Parallel Input Complete Dual 12-Bit DAC
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD8582 数据表(HTML) 5 Page - Analog Devices

  AD8582 Datasheet HTML 1Page - Analog Devices AD8582 Datasheet HTML 2Page - Analog Devices AD8582 Datasheet HTML 3Page - Analog Devices AD8582 Datasheet HTML 4Page - Analog Devices AD8582 Datasheet HTML 5Page - Analog Devices AD8582 Datasheet HTML 6Page - Analog Devices AD8582 Datasheet HTML 7Page - Analog Devices AD8582 Datasheet HTML 8Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
–5–
REV. 0
AD8582
Figures 5 and 6 in the typical performance characteristics sec-
tion provide information on output swing performance near
ground and full-scale as a function of load. In addition to resis-
tive load driving capability, the amplifier has also been carefully
designed and characterized for up to 500 pF capacitive load
driving capability.
REFERENCE SECTION
The internal 2.5 V curvature-corrected bandgap voltage refer-
ence is laser trimmed for both initial accuracy and low tempera-
ture coefficient. The voltage generated by the reference is
available at the VREF pin. Since VREF is not intended to drive ex-
ternal loads, it must be buffered. The equivalent emitter fol-
lower output circuit of the VREF pin is shown in Figure 3.
Bypassing the VREF pin will improve noise performance; how-
ever, bypassing is not required for proper operation. Figure 8
shows broadband noise performance.
POWER SUPPLY
The very low power consumption of the AD8582 is a direct re-
sult of a circuit design optimizing use of the CBCMOS process.
By using the low power characteristics of the CMOS for the
logic, and the low noise, tight matching of the complementary
bipolar transistors good analog accuracy is achieved.
For power-consumption sensitive applications it is important to
note that the internal power consumption of the AD8582 is
strongly dependent on the actual logic-input voltage levels
present on the DB0–DB11, CS, A/B, MSB, LDA, LDB and
RST
pins. Since these inputs are standard CMOS logic struc-
tures they contribute static power dissipation dependent on the
actual driving logic VOH and VOL voltage levels. The graph in
Figure 9 shows the effect on total AD8582 supply current as a
function of the actual value of input logic voltage. Conse-
quently, for optimum dissipation use of CMOS logic versus
TTL provides minimal dissipation in the static state. A VINL =
0 V on the DB0–11 pins provides the lowest standby dissipation
of 1 mA typical with a +5 V power supply.
As with any analog system, it is recommended that the AD8582
power supply be bypassed on the same PC card that contains
the chip. Figure 10 shows the power supply rejection versus fre-
quency performance. This should be taken into account when
using higher frequency switched-mode power supplies with
ripple frequencies of 100 kHz and higher.
One advantage of the rail-to-rail output amplifiers used in the
AD8582 is the wide range of usable supply voltage. The part is
fully specified and tested over temperature for operation from
+4.75 V to +5.25 V. If reduced linearity and source current
capability near full scale can be tolerated, operation of the
AD8582 is possible down to +4.3 volts. The minimum operat-
ing supply voltage versus load current plot, in Figure 1, pro-
vides information for operation below VDD = +4.75 V.
TIMING AND CONTROL
The input registers are level triggered and acquire data from the
data bus during the time period when CS is low. The input reg-
ister selected is determined by the A/B select pin, see Table I.
for a complete description. When CS goes high, the data is
latched into the register and held until CS returns low. The
minimum time required for the data to be present on the bus
before CS returns high is called the data setup time (tDS) as seen
in Timing Diagram. The data hold time (tDH) is the amount
of time that the data has to remain on the bus after CS goes
high. The high speed timing offered by the AD8582 provides
for direct interface with no wait states in all but the fastest
microprocessors.
The data from the input registers is transferred to the DAC reg-
isters by the active low LDA and LDB pins. If these inputs are
tied together, a single logic input can perform a double buffer
update of the DAC registers, which in turn simultaneously
changes the analog output voltages to a new value. If the LDA
and LDB pins are wired low, they become transparent. In this
mode the input register data will directly control the output
voltages. Refer to the Control Logic Truth
Table for a com-
plete description.
Unipolar Output Operation
This is the basic mode of operation for the AD8582. The
AD8582 has been designed to drive loads as low as 820
Ω in par-
allel with 500 pF. The code table for this operation is shown in
Table II.
Table II. Unipolar Code Table
Hexadecimal
Number in DAC
Decimal Number
Analog Output
Register
in DAC Register
Voltage (V)
FFF
4095
+ 4.095
801
2049
+ 2.049
800
2048
+ 2.048
7FF
2047
+ 2.047
000
0
0


类似零件编号 - AD8582

制造商部件名数据表功能描述
logo
Analog Devices
AD8582 AD-AD8582 Datasheet
309Kb / 8P
   5 Volt, Parallel Input Complete Dual 12-Bit DAC
REV. 0
AD8582AN AD-AD8582AN Datasheet
309Kb / 8P
   5 Volt, Parallel Input Complete Dual 12-Bit DAC
REV. 0
AD8582AN AD-AD8582AN Datasheet
312Kb / 8P
   5 Volt, Parallel Input Complete Dual 12-Bit DAC
REV. 0
AD8582AR AD-AD8582AR Datasheet
309Kb / 8P
   5 Volt, Parallel Input Complete Dual 12-Bit DAC
REV. 0
AD8582AR AD-AD8582AR Datasheet
312Kb / 8P
   5 Volt, Parallel Input Complete Dual 12-Bit DAC
REV. 0
More results

类似说明 - AD8582

制造商部件名数据表功能描述
logo
Analog Devices
AD8582 AD-AD8582_15 Datasheet
312Kb / 8P
   5 Volt, Parallel Input Complete Dual 12-Bit DAC
REV. 0
AD8582 AD-AD8582 Datasheet
309Kb / 8P
   5 Volt, Parallel Input Complete Dual 12-Bit DAC
REV. 0
AD8582ARZ AD-AD8582ARZ Datasheet
312Kb / 8P
   5 Volt, Parallel Input Complete Dual 12-Bit DAC
REV. 0
DAC8562 AD-DAC8562 Datasheet
636Kb / 16P
   5 Volt, Parallel Input Complete 12-Bit DAC
REV. A
DAC8562FSZ AD-DAC8562FSZ Datasheet
639Kb / 16P
   5 Volt, Parallel Input Complete 12-Bit DAC
REV. A
DAC8562 AD-DAC8562_15 Datasheet
639Kb / 16P
   5 Volt, Parallel Input Complete 12-Bit DAC
AD8522ARZ AD-AD8522ARZ Datasheet
244Kb / 8P
   5 Volt, Serial Input, Dual 12-Bit DAC
REV. A
AD8522 AD-AD8522 Datasheet
240Kb / 8P
   5 Volt, Serial Input, Dual 12-Bit DAC
REV. A
AD8300 AD-AD8300 Datasheet
245Kb / 8P
   3 Volt, Serial Input Complete 12-Bit DAC
REV. A
AD8300 AD-AD8300_15 Datasheet
244Kb / 8P
   3 Volt, Serial Input Complete 12-Bit DAC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com