数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

EPM7064S 数据表(PDF) 35 Page - Altera Corporation

部件名 EPM7064S
功能描述  Programmable Logic Device Family
Download  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EPM7064S 数据表(HTML) 35 Page - Altera Corporation

Back Button EPM7064S Datasheet HTML 31Page - Altera Corporation EPM7064S Datasheet HTML 32Page - Altera Corporation EPM7064S Datasheet HTML 33Page - Altera Corporation EPM7064S Datasheet HTML 34Page - Altera Corporation EPM7064S Datasheet HTML 35Page - Altera Corporation EPM7064S Datasheet HTML 36Page - Altera Corporation EPM7064S Datasheet HTML 37Page - Altera Corporation EPM7064S Datasheet HTML 38Page - Altera Corporation EPM7064S Datasheet HTML 39Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 66 page
background image
Altera Corporation
35
MAX 7000 Programmable Logic Device Family Data Sheet
Table 23. MAX 7000 & MAX 7000E External Timing Parameters
Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
MAX 7000E (-12P)
MAX 7000 (-12)
MAX 7000E (-12)
Min
Max
Min
Max
tPD1
Input to non-registered output
C1 = 35 pF
12.0
12.0
ns
tPD2
I/O input to non-registered output
C1 = 35 pF
12.0
12.0
ns
tSU
Global clock setup time
7.0
10.0
ns
tH
Global clock hold time
0.0
0.0
ns
tFSU
Global clock setup time of fast input (2)
3.0
3.0
ns
tFH
Global clock hold time of fast input
(2)
0.0
0.0
ns
tCO1
Global clock to output delay
C1 = 35 pF
6.0
6.0
ns
tCH
Global clock high time
4.0
4.0
ns
tCL
Global clock low time
4.0
4.0
ns
tASU
Array clock setup time
3.0
4.0
ns
tAH
Array clock hold time
4.0
4.0
ns
tACO1
Array clock to output delay
C1 = 35 pF
12.0
12.0
ns
tACH
Array clock high time
5.0
5.0
ns
tACL
Array clock low time
5.0
5.0
ns
tCPPW
Minimum pulse width for clear and
preset
(3)
5.0
5.0
ns
tODH
Output data hold time after clock
C1 = 35 pF (4)
1.0
1.0
ns
tCNT
Minimum global clock period
11.0
11.0
ns
fCNT
Maximum internal global clock
frequency
(5)
90.9
90.9
MHz
tACNT
Minimum array clock period
11.0
11.0
ns
fACNT
Maximum internal array clock
frequency
(5)
90.9
90.9
MHz
fMAX
Maximum clock frequency
(6)
125.0
125.0
MHz


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn