数据搜索系统,热门电子元器件搜索 |
|
TP3054 数据表(PDF) 4 Page - Texas Instruments |
|
TP3054 数据表(HTML) 4 Page - Texas Instruments |
4 / 18 page Functional Description POWER-UP When power is first applied power-on reset circuitry initializ- es the COMBO and places it into a power-down state All non-essential circuits are deactivated and the DX and VFRO outputs are put in high impedance states To power-up the device a logical low level or clock must be applied to the MCLKR PDN pin and FSX andor FSR pulses must be pres- ent Thus 2 power-down control modes are available The first is to pull the MCLKR PDN pin high the alternative is to hold both FSX and FSR inputs continuously lowthe device will power-down approximately 1 ms after the last FSX or FSR pulse Power-up will occur on the first FSX or FSR pulse The TRI-STATE PCM data output DX will remain in the high impedance state until the second FSX pulse SYNCHRONOUS OPERATION For synchronous operation the same master clock and bit clock should be used for both the transmit and receive di- rections In this mode a clock must be applied to MCLKX and the MCLKR PDN pin can be used as a power-down control A low level on MCLKR PDN powers up the device and a high level powers down the device In either case MCLKX will be selected as the master clock for both the transmit and receive circuits A bit clock must also be ap- plied to BCLKX and the BCLKR CLKSEL can be used to select the proper internal divider for a master clock of 1536 MHz 1544 MHz or 2048 MHz For 1544 MHz operation the device automatically compensates for the 193rd clock pulse each frame With a fixed level on the BCLKR CLKSEL pin BCLKX will be selected as the bit clock for both the transmit and receive directions Table 1 indicates the frequencies of operation which can be selected depending on the state of BCLKR CLKSEL In this synchronous mode the bit clock BCLKX may be from 64 kHz to 2048 MHz but must be synchro- nous with MCLKX Each FSX pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled DX output on the positive edge of BCLKX After 8 bit clock periods the TRI-STATE DX output is returned to a high impedance state With an FSR pulse PCM data is latched via the DR input on the negative edge of BCLKX (or BCLKR if running) FSX and FSR must be synchronous with MCLKXR TABLE I Selection of Master Clock Frequencies BCLKR CLKSEL Master Clock Frequency Selected TP3057 TP3054 Clocked 2048 MHz 1536 MHz or 1544 MHz 0 1536 MHz or 2048 MHz 1544 MHz 1 2048 MHz 1536 MHz or 1544 MHz ASYNCHRONOUS OPERATION For asynchronous operation separate transmit and receive clocks may be applied MCLKX and MCLKR must be 2048 MHz for the TP3057 or 1536 MHz 1544 MHz for the TP3054 and need not be synchronous For best transmis- sion performance however MCLKR should be synchronous with MCLKX which is easily achieved by applying only static logic levels to the MCLKR PDN pin This will automatically connect MCLKX to all internal MCLKR functions (see Pin Description) For 1544 MHz operation the device automati- cally compensates for the 193rd clock pulse each frame FSX starts each encoding cycle and must be synchronous with MCLKX and BCLKX FSR starts each decoding cycle and must be synchronous with BCLKR BCLKR must be a clock the logic levels shown in Table 1 are not valid in asynchronous mode BCLKX and BCLKR may operate from 64 kHz to 2048 MHz SHORT FRAME SYNC OPERATION The COMBO can utilize either a short frame sync pulse or a long frame sync pulse Upon power initialization the device assumes a short frame mode In this mode both frame sync pulses FSX and FSR must be one bit clock period long with timing relationships specified in Figure 2 With FSX high during a falling edge of BCLKX the next rising edge of BCLKX enables the DX TRI-STATE output buffer which will output the sign bit The following seven rising edges clock out the remaining seven bits and the next falling edge dis- ables the DX output With FSR high during a falling edge of BCLKR (BCLKX in synchronous mode) the next falling edge of BCLKR latches in the sign bit The following seven falling edges latch in the seven remaining bits All four devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode LONG FRAME SYNC OPERATION To use the long frame mode both the frame sync pulses FSX and FSR must be three or more bit clock periods long with timing relationships specified in Figure 3 Based on the transmit frame sync FSX the COMBO will sense whether short or long frame sync pulses are being used For 64 kHz operation the frame sync pulse must be kept low for a mini- mum of 160 ns The DX TRI-STATE output buffer is enabled with the rising edge of FSX or the rising edge of BCLKX whichever comes later and the first bit clocked out is the sign bit The following seven BCLKX rising edges clock out the remaining seven bits The DX output is disabled by the falling BCLKX edge following the eighth rising edge or by FSX going low whichever comes later A rising edge on the receive frame sync pulse FSR will cause the PCM data at DR to be latched in on the next eight falling edges of BCLKR (BCLKX in synchronous mode) All four devices may utilize the long frame sync pulse in synchronous or asynchronous mode In applications where the LSB bit is used for signalling with FSR two bit clock periods long the decoder will interpret the lost LSB as ‘‘ ’’ to minimize noise and distortion 3 |
类似零件编号 - TP3054 |
|
类似说明 - TP3054 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |