数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7874BNZ 数据表(PDF) 3 Page - Analog Devices

部件名 AD7874BNZ
功能描述  LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7874BNZ 数据表(HTML) 3 Page - Analog Devices

  AD7874BNZ Datasheet HTML 1Page - Analog Devices AD7874BNZ Datasheet HTML 2Page - Analog Devices AD7874BNZ Datasheet HTML 3Page - Analog Devices AD7874BNZ Datasheet HTML 4Page - Analog Devices AD7874BNZ Datasheet HTML 5Page - Analog Devices AD7874BNZ Datasheet HTML 6Page - Analog Devices AD7874BNZ Datasheet HTML 7Page - Analog Devices AD7874BNZ Datasheet HTML 8Page - Analog Devices AD7874BNZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
AD7874
REV. C
–3–
TIMING CHARACTERISTICS1
Parameter
A, B Versions
S Version
Units
Conditions/Comments
t1
50
50
ns min
CONVST
Pulse Width
t2
0
0
ns min
CS
to RD Setup Time
t3
60
70
ns min
RD
Pulse Width
t4
0
0
ns min
CS
to RD Hold Time
t5
60
60
ns max
RD
to INT Delay
t6
2
57
70
ns max
Data Access Time after RD
t7
3
55
ns min
Bus Relinquish Time after RD
45
50
ns max
t8
130
150
ns min
Delay Time between Reads
tCONV
31
31
µs min
CONVST
to INT, External Clock
32.5
32.5
µs max
CONVST
to INT, External Clock
31
31
µs min
CONVST
to INT, Internal Clock
35
35
µs max
CONVST
to INT, Internal Clock
tCLK
10
10
µs max
Minimum Input Clock Period
NOTES
1Timing Specifications in bold print are 100% production tested. All other times are sample tested at +25
°C to ensure compliance. All input signals are specified with
tr = tf = 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.
2t
6 is measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.
3t
7 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t 7, quoted in the timing characteristics is the true bus relinquish
time of the part and as such is independent of external bus loading capacitances.
Specifications subject to change without notice.
(VDD = +5 V
5%, VSS = –5 V
5%, AGND = DGND = O V, tCLK = 2.5 MHz external unless
otherwise noted.)
ABSOLUTE MAXIMUM RATINGS*
(TA = +25°C unless otherwise noted)
VDD to AGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
VDD to DGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
VSS to AGND . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to –7 V
AGND to DGND . . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
VIN to AGND . . . . . . . . . . . . . . . . . . . . . . . . . –15 V to +15 V
REF OUT to AGND . . . . . . . . . . . . . . . . . . . . . . . 0 V to VDD
Digital Inputs to DGND . . . . . . . . . . . –0.3 V to VDD + 0.3 V
Digital Outputs to DGND . . . . . . . . . . –0.3 V to VDD + 0.3 V
Operating Temperature Range
Commercial (A, B Versions) . . . . . . . . . . . –40
°C to +85°C
Extended (S Version) . . . . . . . . . . . . . . . . –55
°C to +125°C
Storage Temperature Range . . . . . . . . . . . . –65
°C to +150°C
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . +300
°C
Power Dissipation (Any Package) to +75
°C . . . . . . 1,000 mW
Derates above +75
°C by . . . . . . . . . . . . . . . . . . . . 10 mW/°C
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those listed in the
operational sections of this specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
TO OUTPUT
PIN
1.6mA
2.1V
+
200
µA
50pF
Figure 1. Load Circuit for Access Time
TO OUTPUT
PIN
1.6mA
2.1V
+
200
µA
50pF
Figure 2. Load Circuit for Bus Relinquish Time
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7874 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.


类似零件编号 - AD7874BNZ

制造商部件名数据表功能描述
logo
Analog Devices
AD7874BN AD-AD7874BN Datasheet
414Kb / 16P
   LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
AD7874BN AD-AD7874BN Datasheet
326Kb / 16P
   LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
AD7874BN AD-AD7874BN Datasheet
326Kb / 16P
   LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
More results

类似说明 - AD7874BNZ

制造商部件名数据表功能描述
logo
Analog Devices
AD7874SQ AD-AD7874SQ Datasheet
326Kb / 16P
   LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
AD7874 AD-AD7874 Datasheet
414Kb / 16P
   LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
5962-9152101MXA AD-5962-9152101MXA Datasheet
326Kb / 16P
   LC2MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
AD7874 AD-AD7874_17 Datasheet
448Kb / 17P
   4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
AD7874 AD-AD7874_15 Datasheet
418Kb / 16P
   LC MOS 4-Channel, 12-Bit Simultaneous Sampling Data Acquisition System
REV. C
ADAS3023 AD-ADAS3023 Datasheet
617Kb / 32P
   16-Bit, 8-Channel Simultaneous Sampling Data Acquisition System
REV. 0
AD7890 AD-AD7890 Datasheet
302Kb / 20P
   LC2MOS 8-Channel, 12-Bit Serial, Data Acquisition System
REV. A
AD7891 AD-AD7891 Datasheet
173Kb / 20P
   LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. A
AD7891YSZ-2 AD-AD7891YSZ-2 Datasheet
1Mb / 20P
   LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. D
AD7891AP AD-AD7891AP Datasheet
316Kb / 20P
   LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com