数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EPF10K30A 数据表(PDF) 8 Page - Altera Corporation

部件名 EPF10K30A
功能描述  Embedded Programmable Logic Device Family
Download  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EPF10K30A 数据表(HTML) 8 Page - Altera Corporation

Back Button EPF10K30A Datasheet HTML 4Page - Altera Corporation EPF10K30A Datasheet HTML 5Page - Altera Corporation EPF10K30A Datasheet HTML 6Page - Altera Corporation EPF10K30A Datasheet HTML 7Page - Altera Corporation EPF10K30A Datasheet HTML 8Page - Altera Corporation EPF10K30A Datasheet HTML 9Page - Altera Corporation EPF10K30A Datasheet HTML 10Page - Altera Corporation EPF10K30A Datasheet HTML 11Page - Altera Corporation EPF10K30A Datasheet HTML 12Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 128 page
background image
8
Altera Corporation
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
The logic array consists of logic array blocks (LABs). Each LAB contains
eight LEs and a local interconnect. An LE consists of a 4-input look-up
table (LUT), a programmable flipflop, and dedicated signal paths for carry
and cascade functions. The eight LEs can be used to create medium-sized
blocks of logic—8-bit counters, address decoders, or state machines—or
combined across LABs to create larger logic blocks. Each LAB represents
about 96 usable gates of logic.
Signal interconnections within FLEX 10K devices and to and from device
pins are provided by the FastTrack Interconnect, a series of fast,
continuous row and column channels that run the entire length and width
of the device.
Each I/O pin is fed by an I/O element (IOE) located at the end of each row
and column of the FastTrack Interconnect. Each IOE contains a
bidirectional I/O buffer and a flipflop that can be used as either an output
or input register to feed input, output, or bidirectional signals. When used
with a dedicated clock pin, these registers provide exceptional
performance. As inputs, they provide setup times as low as 1.6 ns and
hold times of 0 ns; as outputs, these registers provide clock-to-output
times as low as 5.3 ns. IOEs provide a variety of features, such as JTAG
BST support, slew-rate control, tri-state buffers, and open-drain outputs.
Figure 1 shows a block diagram of the FLEX 10K architecture. Each group
of LEs is combined into an LAB; LABs are arranged into rows and
columns. Each row also contains a single EAB. The LABs and EABs are
interconnected by the FastTrack Interconnect. IOEs are located at the end
of each row and column of the FastTrack Interconnect.


类似零件编号 - EPF10K30A

制造商部件名数据表功能描述
logo
Altera Corporation
EPF10K30A ALTERA-EPF10K30A Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K30A ALTERA-EPF10K30A Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K30A ALTERA-EPF10K30A Datasheet
456Kb / 34P
   1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EPF10K30A ALTERA-EPF10K30A Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K30A ALTERA-EPF10K30A Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
More results

类似说明 - EPF10K30A

制造商部件名数据表功能描述
logo
Altera Corporation
EPF10K10TC144-4N ALTERA-EPF10K10TC144-4N Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K30AQI240-3 ALTERA-EPF10K30AQI240-3 Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
FLEX10K ALTERA-FLEX10K_03 Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K20RI240-4 ALTERA-EPF10K20RI240-4 Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K50VQC240-3 ALTERA-EPF10K50VQC240-3 Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K10ATC144-3 ALTERA-EPF10K10ATC144-3 Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K10ATI144-3N ALTERA-EPF10K10ATI144-3N Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K100ABC356-3 ALTERA-EPF10K100ABC356-3 Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K10QC208-4 ALTERA-EPF10K10QC208-4 Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K20RC208-4 ALTERA-EPF10K20RC208-4 Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
EPF10K20RC240-4 ALTERA-EPF10K20RC240-4 Datasheet
1Mb / 128P
   Embedded Programmable Logic Device Family
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com