数据搜索系统,热门电子元器件搜索 |
|
TLC2543CDBRG4 数据表(PDF) 6 Page - Texas Instruments |
|
TLC2543CDBRG4 数据表(HTML) 6 Page - Texas Instruments |
6 / 34 page TLC2543C, TLC2543I, TLC2543M 12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS SLAS079F – DECEMBER 1993 – REVISED NOVEMBER 2001 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 operating characteristics over recommended operating free-air temperature range, VCC = Vref+ = 4.5 V to 5.5 V, f(I/O CLOCK) = 4.1 MHz PARAMETER TEST CONDITIONS MIN TYP† MAX UNIT EL Linearity error (see Note 5) See Figure 2 ±1 LSB ED Differential linearity error See Figure 2 ±1 LSB EO Offset error (see Note 6) See Note 2 and Figure 2 ±1.5 LSB EG Gain error (see Note 6) See Note 2 and Figure 2 ±1 LSB ET Total unadjusted error (see Note 7) ±1.75 LSB DATA INPUT = 1011 2048 Self-test output code (see Table 3 and Note 8) DATA INPUT = 1100 0 DATA INPUT = 1101 4095 t(conv) Conversion time See Figures 9 – 14 8 10 µs tc Total cycle time (access, sample, and conversion) See Figures 9 – 14 and Note 9 10 + total I/O CLOCK periods + td(I/O-EOC) µs tacq Channel acquisition time (sample) See Figures 9 – 14 and Note 9 4 12 I/O CLOCK periods tv Valid time, DATA OUT remains valid after I/O CLOCK ↓ See Figure 6 10 ns td(I/O-DATA) Delay time, I/O CLOCK ↓ to DATA OUT valid See Figure 6 150 ns td(I/O-EOC) Delay time, last I/O CLOCK ↓ to EOC↓ See Figure 7 1.5 2.2 µs td(EOC-DATA) Delay time, EOC↑ to DATA OUT (MSB / LSB) See Figure 8 100 ns tPZH, tPZL Enable time, CS ↓ to DATA OUT (MSB/LSB driven) See Figure 3 0.7 1.3 µs tPHZ, tPLZ Disable time, CS ↑ to DATA OUT (high impedance) See Figure 3 70 150 ns tr(EOC) Rise time, EOC See Figure 8 15 50 ns tf(EOC) Fall time, EOC See Figure 7 15 50 ns tr(bus) Rise time, data bus See Figure 6 15 50 ns tf(bus) Fall time, data bus See Figure 6 15 50 ns td(I/O-CS) Delay time, last I/O CLOCK ↓ to CS↓ to abort conversion (see Note 10) 5 µs † All typical values are at TA = 25°C. NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (111111111111), while input voltages less than that applied to REF – convert as all zeros (000000000000). 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics. 6. Gain error is the difference between the actual midstep value and the nominal midstep value in the transfer diagram at the specified gain point after the offset error has been adjusted to zero. Offset error is the difference between the actual midstep value and the nominal midstep value at the offset point. 7. Total unadjusted error comprises linearity, zero-scale, and full-scale errors. 8. Both the input address and the output codes are expressed in positive logic. 9. I/O CLOCK period = 1 /(I/O CLOCK frequency) (see Figure 7). 10. Any transitions of CS are recognized as valid only when the level is maintained for a setup time. CS must be taken low at ≤ 5 µs of the tenth I/O CLOCK falling edge to ensure a conversion is aborted. Between 5 µs and 10 µs, the result is uncertain as to whether the conversion is aborted or the conversion results are valid. |
类似零件编号 - TLC2543CDBRG4 |
|
类似说明 - TLC2543CDBRG4 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |