数据搜索系统,热门电子元器件搜索 |
|
AD7710ARZ-REEL 数据表(PDF) 3 Page - Analog Devices |
|
AD7710ARZ-REEL 数据表(HTML) 3 Page - Analog Devices |
3 / 32 page Parameter A, S Versions 1 Unit Conditions/Comments REFERENCE OUTPUT Output Voltage 2.5 V nom Initial Tolerance @ 25 °C ±1% max Drift 20 ppm/ °C typ Output Noise 30 µV typ Peak-peak Noise 0.1 Hz to 10 Hz Bandwidth Line Regulation (AVDD)1 mV/V max Load Regulation 1.5 mV/mA max Maximum Load Current 1 mA External Current 1 mA max VBIAS INPUT 12 Input Voltage Range AVDD – 0.85 × V REF See VBIAS Input Section or AVDD – 3.5 V max Whichever Is Smaller: +5 V/–5 V or +10 V/0 V Nominal AVDD/VSS or AVDD – 2.1 V max Whichever Is Smaller; +5 V/0 V Nominal AVDD/VSS VSS + 0.85 × V REF See VBIAS Input Section or VSS + 3 V min Whichever Is Greater; +5 V/–5 V or +10 V/0 V Nominal AVDD/VSS or VSS + 2.1 V min Whichever Is Greater; +5 V/0 V Nominal AVDD/VSS VBIAS Rejection 65 to 85 dB typ Increasing with Gain LOGIC INPUTS Input Current ±10 µΑ max All Inputs Except MCLK IN VINL, Input Low Voltage 0.8 V max VINH, Input High Voltage 2.0 V min MCLK IN Only VINL, Input Low Voltage 0.8 V max VINH, Input High Voltage 3.5 V min LOGIC OUTPUTS VOL, Output Low Voltage 0.4 V max ISINK = 1.6 mA VOH, Output High Voltage DVDD – 1 V min ISOURCE = 100 µA Floating State Leakage Current ±10 µA max Floating State Output Capacitance 13 9 pF typ TRANSDUCER BURNOUT Current 4.5 µA nom Initial Tolerance @ 25 °C ±10 % typ Drift 0.1 %/ °C typ COMPENSATION CURRENT Output Current 20 µA nom Initial Tolerance @ 25 °C ±4 µA max Drift 35 ppm/ °C typ Line Regulation (AVDD)20 nA/V max AVDD = +5 V Load Regulation 20 nA/V max Output Compliance AVDD – 2 V max SYSTEM CALIBRATION Positive Full-Scale Calibration Limit l4 (1.05 × V REF)/GAIN V max GAIN Is the Selected PGA Gain (Between 1 and 128) Negative Full-Scale Calibration Limit l4 –(1.05 × V REF)/GAIN V max GAIN Is the Selected PGA Gain (Between 1 and 128) Offset Calibration Limits 15 –(1.05 × V REF)/GAIN V max GAIN Is the Selected PGA Gain (Between 1 and 128) Input Span 15 0.8 × V REF/GAIN V min GAIN Is the Selected PGA Gain (Between 1 and 128) (2.1 × V REF)/GAIN V max GAIN Is the Selected PGA Gain (Between 1 and 128) NOTES 12The AD7710 is tested with the following V BIAS voltages. With AVDD = 5 V and VSS = 0 V, VBIAS = 2.5 V; with AVDD = 10 V and VSS = 0 V, VBIAS = 5 V; and with AVDD = 5 V and VSS = –5 V, VBIAS = 0 V. 13Guaranteed by design, not production tested. 14After calibration, if the analog input exceeds positive full scale, the converter will output all 1s. If the analog input is less than negative full scale then the device will output all 0s. 15These calibration and span limits apply, provided the absolute voltage on the analog inputs does not exceed AV DD + 30 mV or go more negative than V SS – 30 mV. The offset calibration limit applies to both the unipolar zero point and the bipolar zero point. REV. G –3– AD7710 |
类似零件编号 - AD7710ARZ-REEL |
|
类似说明 - AD7710ARZ-REEL |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |