数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7266BCPZ-REEL7 数据表(PDF) 11 Page - Analog Devices

部件名 AD7266BCPZ-REEL7
功能描述  Differential/Single-Ended Input, Dual
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7266BCPZ-REEL7 数据表(HTML) 11 Page - Analog Devices

Back Button AD7266BCPZ-REEL7 Datasheet HTML 7Page - Analog Devices AD7266BCPZ-REEL7 Datasheet HTML 8Page - Analog Devices AD7266BCPZ-REEL7 Datasheet HTML 9Page - Analog Devices AD7266BCPZ-REEL7 Datasheet HTML 10Page - Analog Devices AD7266BCPZ-REEL7 Datasheet HTML 11Page - Analog Devices AD7266BCPZ-REEL7 Datasheet HTML 12Page - Analog Devices AD7266BCPZ-REEL7 Datasheet HTML 13Page - Analog Devices AD7266BCPZ-REEL7 Datasheet HTML 14Page - Analog Devices AD7266BCPZ-REEL7 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
AD7266
Rev. B | Page 11 of 28
TERMINOLOGY
Differential Nonlinearity (DNL)
Differential nonlinearity is the difference between the measured
and the ideal 1 LSB change between any two adjacent codes in
the ADC.
Integral Nonlinearity (INL)
Integral nonlinearity is the maximum deviation from a straight
line passing through the endpoints of the ADC transfer
function. The endpoints of the transfer function are zero scale
with a single (1) LSB point below the first code transition, and
full scale with a 1 LSB point above the last code transition.
Offset Error
Offset error applies to straight binary output coding. It is the
deviation of the first code transition (00 . . . 000) to (00 . . . 001)
from the ideal (AGND + 1 LSB).
Offset Error Match
Offset error match is the difference in offset error across all
12 channels.
Gain Error
Gain error applies to straight binary output coding. It is the
deviation of the last code transition (111 . . . 110) to (111 . . .
111) from the ideal (VREF − 1 LSB) after the offset error is
adjusted out. Gain error does not include reference error.
Gain Error Match
Gain error match is the difference in gain error across all
12 channels.
Zero Code Error
Zero code error applies when using twos complement output
coding with, for example, the 2 × VREF input range as −VREF to
+VREF biased about the VREF point. It is the deviation of the
midscale transition (all 1s to all 0s) from the ideal VIN voltage
(VREF).
Zero Code Error Match
Zero code error match refers to the difference in zero code error
across all 12 channels.
Positive Gain Error
This applies when using twos complement output coding with,
for example, the 2 × VREF input range as −VREF to +VREF biased
about the VREF point. It is the deviation of the last code
transition (011…110) to (011…111) from the ideal (+VREF
1 LSB) after the zero code error is adjusted out.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns to track mode after the
end of conversion. Track-and-hold acquisition time is the time
required for the output of the track-and-hold amplifier to reach
its final value, within ±1/2 LSB, after the end of conversion.
Signal-to-(Noise + Distortion) Ratio
This ratio is the measured ratio of signal-to-(noise + distortion)
at the output of the ADC. The signal is the rms amplitude of the
fundamental. Noise is the sum of all non-fundamental signals
up to half the sampling frequency (fS/2), excluding dc. The ratio
is dependent on the number of quantization levels in the
digitization process; the more levels, the smaller the quantization
noise. The theoretical signal-to-(noise + distortion) ratio for an
ideal N-bit converter with a sine wave input is given by
Signal-to-(Noise + Distortion) = (6.02N + 1.76) dB
Therefore, for a 12-bit converter, this is 74 dB.
Total Harmonic Distortion (THD)
Total harmonic distortion is the ratio of the rms sum of
harmonics to the fundamental. For the AD7266, it is defined as
1
2
6
2
5
2
4
2
3
2
2
log
20
)
(
V
V
V
V
V
V
dB
THD
+
+
+
+
=
where:
V1 is the rms amplitude of the fundamental.
V2, V3, V4, V5, and V6 are the rms amplitudes of the second
through the sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic, or spurious noise, is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to fS/2, excluding dc) to the rms value of the
fundamental. Normally, the value of this specification is
determined by the largest harmonic in the spectrum, but for
ADCs where the harmonics are buried in the noise floor, it is a
noise peak.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of
crosstalk between channels. It is measured by applying a full-
scale (2 × VREF when VDD = 5 V, VREF when VDD = 3 V), 10 kHz
sine wave signal to all unselected input channels and
determining how much that signal is attenuated in the selected
channel with a 50 kHz signal (0 V to VREF). The result obtained
is the worst-case across all 12 channels for the AD7266.
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and
fb, any active device with nonlinearities create distortion
products at sum, and difference frequencies of mfa ± nfb where
m, n = 0, 1, 2, 3, and so on. Intermodulation distortion terms
are those for which neither m nor n are equal to zero. For
example, the second-order terms include (fa + fb) and (fa − fb),
while the third-order terms include (2fa + fb), (2fa − fb),
(fa + 2fb), and (fa − 2fb).


类似零件编号 - AD7266BCPZ-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD7266BCPZ-REEL7 AD-AD7266BCPZ-REEL7 Datasheet
691Kb / 29P
   Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
More results

类似说明 - AD7266BCPZ-REEL7

制造商部件名数据表功能描述
logo
Maxim Integrated Produc...
MAX9830AEVKIT MAXIM-MAX9830AEVKIT Datasheet
905Kb / 4P
   Differential or Single-Ended Input
Rev 0; 8/09
logo
Unisonic Technologies
PA3138G-P14-R UTC-PA3138G-P14-R Datasheet
166Kb / 6P
   Differential Input and Single-Ended Output
logo
Texas Instruments
DEM-ADS807E TI1-DEM-ADS807E_14 Datasheet
328Kb / 9P
[Old version datasheet]   SINGLE-ENDED OR DIFFERENTIAL INPUT CONFIGURATION
logo
Maxim Integrated Produc...
MAX1181EVKIT MAXIM-MAX1181EVKIT Datasheet
497Kb / 9P
   Single-Ended or Fully Differential Signal Input Configuration
Rev 2; 7/02
MAX1211EVKIT MAXIM-MAX1211EVKIT Datasheet
544Kb / 13P
   Fully Differential or Single-Ended Signal Input Configuration
Rev 1; 6/05
MAX1448EVKIT MAXIM-MAX1448EVKIT Datasheet
342Kb / 6P
   Single-Ended or Fully Differential Signal Input Configuration
Rev 2; 11/03
logo
National Semiconductor ...
MM78C29 NSC-MM78C29 Datasheet
157Kb / 8P
   Quad Single-Ended, Dual Differential Line Driver
logo
Texas Instruments
VCA261XEVM TI1-VCA261XEVM Datasheet
405Kb / 10P
[Old version datasheet]   SINGLE-ENDED TO DIFFERENTIAL INPUT VIA TRANSFORMERS FOR VCA
logo
Analog Devices
AD7266 AD-AD7266_17 Datasheet
691Kb / 29P
   Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
AD7265 AD-AD7265_17 Datasheet
810Kb / 29P
   Differential/Single-Ended Input, 1 MSPS, 12-Bit, 3-Channel Dual SAR ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com