数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5326 数据表(PDF) 5 Page - Analog Devices

部件名 AD5326
功能描述  2.5 V to 5.5 V, 500 關A, 2-Wire Interface Interface
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5326 数据表(HTML) 5 Page - Analog Devices

  AD5326 Datasheet HTML 1Page - Analog Devices AD5326 Datasheet HTML 2Page - Analog Devices AD5326 Datasheet HTML 3Page - Analog Devices AD5326 Datasheet HTML 4Page - Analog Devices AD5326 Datasheet HTML 5Page - Analog Devices AD5326 Datasheet HTML 6Page - Analog Devices AD5326 Datasheet HTML 7Page - Analog Devices AD5326 Datasheet HTML 8Page - Analog Devices AD5326 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
AD5305/AD5315/AD5325
Rev. G | Page 5 of 24
AC CHARACTERISTICS
VDD = 2.5 V to 5.5 V, RL = 2 kΩ to GND, CL = 200 pF to GND, all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
A, B Version1
Parameter2, 3
Min
Typ
Max
Unit
Conditions/Comments
Output Voltage Settling Time
VREF = VDD = 5 V
AD5305
6
8
μs
¼ scale to ¾ scale change (0×40 to 0×C0)
AD5315
7
9
μs
¼ scale to ¾ scale change (0×100 to 0×300)
AD5325
8
10
μs
¼ scale to ¾ scale change (0×400 to 0×C00)
Slew Rate
0.7
V/μs
Major-Code Transition Glitch Energy
12
nV-s
1 LSB change around major carry
Digital Feedthrough
1
nV-s
Digital Crosstalk
1
nV-s
DAC-to-DAC Crosstalk
3
nV-s
Multiplying Bandwidth
200
kHz
VREF = 2 V ± 0.1 V p-p
Total Harmonic Distortion
−70
dB
VREF = 2.5 V ± 0.1 V p-p, frequency = 10 kHz
1 Temperature range (A, B version): −40°C to +105°C; typical at +25°C.
2 Guaranteed by design and characterization, not production tested.
3 See the Terminology section.
TIMING CHARACTERISTICS
VDD = 2.5 V to 5.5 V, all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter1, 2
Limit at TMIN, TMAX (A, B Version)
Unit
Conditions/Comments
fSCL
400
kHz max
SCL clock frequency
t1
2.5
μs min
SCL cycle time
t2
0.6
μs min
tHIGH, SCL high time
t3
1.3
μs min
tLOW, SCL low time
t4
0.6
μs min
tHD,STA, start/repeated start condition hold time
t5
100
ns min
tSU,DAT, data setup time
t63
0.9
μs max
tHD,DAT, data hold time
0
μs min
tHD,DAT, data hold time
t7
0.6
μs min
tSU,STA, setup time for repeated start
t8
0.6
μs min
tSU,STO, stop condition setup time
t9
1.3
μs min
tBUF, bus-free time between a stop and a start condition
t10
300
ns max
tR, rise time of SCL and SDA when receiving
0
ns min
tR, rise time of SCL and SDA when receiving (CMOS compatible)
t11
250
ns max
tF, fall time of SDA when transmitting
0
ns min
tF, fall time of SDA when receiving (CMOS compatible)
300
ns max
tF, fall time of SCL and SDA when receiving
20 + 0.1 CB4
ns min
tF, fall time of SCL and SDA when transmitting
CB4
400
pF max
Capacitive load for each bus line
1 See Figure 2.
2 Guaranteed by design and characterization; not production tested.
3 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to VIH min of the SCL signal) in order to bridge the undefined region of SCL’s
falling edge.
4 CB is the total capacitance of one bus line in pF. tR and tF measured between 0.3 VDD and 0.7 VDD.


类似零件编号 - AD5326

制造商部件名数据表功能描述
logo
Analog Devices
AD5326 AD-AD5326 Datasheet
427Kb / 20P
   2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
REV. F
AD5326 AD-AD5326 Datasheet
359Kb / 20P
   2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5326 AD-AD5326 Datasheet
274Kb / 20P
   2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5326 AD-AD5326 Datasheet
324Kb / 20P
   2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5326 AD-AD5326 Datasheet
357Kb / 24P
   2.5 V to 5.5 V, 500 關A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages
Rev. H
More results

类似说明 - AD5326

制造商部件名数据表功能描述
logo
Analog Devices
AD5334BRUZ AD-AD5334BRUZ Datasheet
384Kb / 20P
   2.5 V to 5.5 V, 500 muA, Parallel Interface
REV. 0
AD5346 AD-AD5346 Datasheet
949Kb / 24P
   2.5 V to 5.5 V, Parallel Interface 2.5 V to 5.5 V, Parallel Interface
REV. 0
AD5339BRMZ AD-AD5339BRMZ Datasheet
593Kb / 28P
   2.5 V to 5.5 V, 250 muA, 2-Wire Interface
REV. C
AD5325 AD-AD5325_15 Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5305ARM AD-AD5305ARM Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5315 AD-AD5315_15 Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5301 AD-AD5301_07 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 關A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5311BRMZ AD-AD5311BRMZ Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 關A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5306 AD-AD5306 Datasheet
528Kb / 24P
   2.5 V to 5.5 V, 400 關A, 2-Wire Interface, Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. F
AD5305 AD-AD5305 Datasheet
427Kb / 20P
   2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
REV. F
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com