数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5446YRM-REEL7 数据表(PDF) 5 Page - Analog Devices

部件名 AD5446YRM-REEL7
功能描述  12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5446YRM-REEL7 数据表(HTML) 5 Page - Analog Devices

  AD5446YRM-REEL7 Datasheet HTML 1Page - Analog Devices AD5446YRM-REEL7 Datasheet HTML 2Page - Analog Devices AD5446YRM-REEL7 Datasheet HTML 3Page - Analog Devices AD5446YRM-REEL7 Datasheet HTML 4Page - Analog Devices AD5446YRM-REEL7 Datasheet HTML 5Page - Analog Devices AD5446YRM-REEL7 Datasheet HTML 6Page - Analog Devices AD5446YRM-REEL7 Datasheet HTML 7Page - Analog Devices AD5446YRM-REEL7 Datasheet HTML 8Page - Analog Devices AD5446YRM-REEL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
Data Sheet
AD5444/AD5446
Rev. E | Page 5 of 28
TIMING CHARACTERISTICS
All input signals are specified with tr = tf = 1 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. VDD = 2.5 V to 5.5 V,
VREF = 10 V, IOUT2 = 0 V, temperature range for Y version: −40°C to +125°C; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter1
VDD = 4.5 V to
5.5 V
VDD = 2.5 V to
5.5 V
Unit
Conditions/Comments
fSCLK
50
50
MHz max
Maximum clock frequency.
t1
20
20
ns min
SCLK cycle time.
t2
8
8
ns min
SCLK high time.
t3
8
8
ns min
SCLK low time.
t4
8
8
ns min
SYNC falling edge to SCLK active edge setup time.
t5
5
5
ns min
Data setup time.
t6
4.5
4.5
ns min
Data hold time.
t7
5
5
ns min
SYNC rising edge to SCLK active edge setup time
t8
30
30
ns min
Minimum SYNC high time.
t9
23
30
ns min
SCLK active edge to SDO valid.
Update Rate
2.7
2.7
MSPS
Consists of cycle time, SYNC high time, data setup time and output
voltage settling time.
1 Guaranteed by design and characterization; not subject to production test.
t7
t1
t3
t2
t4
t5
t6
DB15
DB0
SCLK
SYNC
SDIN
t8
Figure 2. Standalone Timing Diagram
DB15 (N)
DB0 (N)
DB15
(N + 1)
DB0
(N + 1)
SCLK
SDIN
SDO
NOTES
ALTERNATIVELY, DATA CAN BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF SCLK AS
DETERMINED BY CONTROL BITS. IN THIS CASE, DATA IS CLOCKED OUT OF SDO ON FALLING
EDGE OF SCLK. TIMING AS ABOVE, WITH SCLK INVERTED.
t4
t5
t6
t2
t1
t3
t7
t8
t9
DB15 (N)
DB0 (N)
SYNC
Figure 3. Daisy-Chain Timing Diagram


类似零件编号 - AD5446YRM-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD5446YRM AD-AD5446YRM Datasheet
625Kb / 28P
   12-/14-Bit High Bandwidth Multiplying DACs
AD5446YRMZ AD-AD5446YRMZ Datasheet
625Kb / 28P
   12-/14-Bit High Bandwidth Multiplying DACs
AD5446YRMZ-RL7 AD-AD5446YRMZ-RL7 Datasheet
625Kb / 28P
   12-/14-Bit High Bandwidth Multiplying DACs
More results

类似说明 - AD5446YRM-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD5446 AD-AD5446_15 Datasheet
962Kb / 29P
   12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. E
AD5444YRM-REEL AD-AD5444YRM-REEL Datasheet
726Kb / 28P
   12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. E
AD5444 AD-AD5444_15 Datasheet
962Kb / 29P
   12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. E
AD5452 AD-AD5452_15 Datasheet
725Kb / 28P
   8-/10-/12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5453YRMZ AD-AD5453YRMZ Datasheet
725Kb / 28P
   8-/10-/12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5451 AD-AD5451_15 Datasheet
725Kb / 28P
   8-/10-/12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5453 AD-AD5453_15 Datasheet
725Kb / 28P
   8-/10-/12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5450 AD-AD5450_15 Datasheet
725Kb / 28P
   8-/10-/12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5450 AD-AD5450 Datasheet
125Kb / 16P
   8/10/12/14-Bit High Bandwidth Multiplying DACs with Serial Interface
REV. PrD Oct, 2003
AD5444 AD-AD5444 Datasheet
625Kb / 28P
   12-/14-Bit High Bandwidth Multiplying DACs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com