数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74ABT162841DGGR 数据表(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
部件名 SN74ABT162841DGGR
功能描述  20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

SN74ABT162841DGGR 数据表(HTML) 2 Page - Texas Instruments

  SN74ABT162841DGGR Datasheet HTML 1Page - Texas Instruments SN74ABT162841DGGR Datasheet HTML 2Page - Texas Instruments SN74ABT162841DGGR Datasheet HTML 3Page - Texas Instruments SN74ABT162841DGGR Datasheet HTML 4Page - Texas Instruments SN74ABT162841DGGR Datasheet HTML 5Page - Texas Instruments SN74ABT162841DGGR Datasheet HTML 6Page - Texas Instruments SN74ABT162841DGGR Datasheet HTML 7Page - Texas Instruments SN74ABT162841DGGR Datasheet HTML 8Page - Texas Instruments SN74ABT162841DGGR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
SN54ABT162841, SN74ABT162841
20BIT BUSINTERFACE DTYPE LATCHES
WITH 3STATE OUTPUTS
SCBS665C − JUNE 1996 − REVISED JUNE 2004
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description/ordering information (continued)
A buffered output-enable (1OE or 2OE) input can be used to place the outputs of the corresponding 10-bit latch
in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state,
the outputs neither load nor drive the bus lines significantly.
The outputs, which are designed to sink up to 12 mA, include equivalent 25-
Ω series resistors to reduce
overshoot and undershoot.
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry
disables the outputs, preventing damaging current backflow through the devices when they are powered down.
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,
which prevents driver conflict.
To ensure the high-impedance state during power up or power down, OE shall be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
FUNCTION TABLE
(each 10-bit latch)
INPUTS
OUTPUT
OE
LE
D
OUTPUT
Q
L
H
H
H
L
HL
L
L
LX
Q0
H
X
X
Z


类似零件编号 - SN74ABT162841DGGR

制造商部件名数据表功能描述
logo
Texas Instruments
SN74ABT162841DGG TI-SN74ABT162841DGG Datasheet
131Kb / 8P
[Old version datasheet]   20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
More results

类似说明 - SN74ABT162841DGGR

制造商部件名数据表功能描述
logo
Texas Instruments
54ACT16841 TI-54ACT16841 Datasheet
113Kb / 6P
[Old version datasheet]   20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
REVISED APRIL 1996
54ACT16841 TI-54ACT16841_08 Datasheet
308Kb / 9P
[Old version datasheet]   20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT16841 TI-SN54ABT16841_08 Datasheet
347Kb / 12P
[Old version datasheet]   20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT162841 TI-SN54ABT162841 Datasheet
131Kb / 8P
[Old version datasheet]   20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT16841 TI-SN54ABT16841 Datasheet
110Kb / 7P
[Old version datasheet]   20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT843 TI1-SN54ABT843_15 Datasheet
590Kb / 16P
[Old version datasheet]   9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ALS841 TI1-SN74ALS841_15 Datasheet
265Kb / 13P
[Old version datasheet]   10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT16843 TI-SN54ABT16843_08 Datasheet
317Kb / 10P
[Old version datasheet]   18-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ALS29843 TI1-SN74ALS29843 Datasheet
70Kb / 9P
[Old version datasheet]   9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AS1843 TI1-SN74AS1843 Datasheet
59Kb / 5P
[Old version datasheet]   9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com