数据搜索系统,热门电子元器件搜索 |
|
AD7920BRMZ-REEL 数据表(PDF) 6 Page - Analog Devices |
|
AD7920BRMZ-REEL 数据表(HTML) 6 Page - Analog Devices |
6 / 24 page AD7910/AD7920 Rev. C | Page 6 of 24 TIMING SPECIFICATIONS VDD = 2.35 V to 5.25 V, TA = TMIN to TMAX, unless otherwise noted. Table 3. Parameter1 AD7910/AD7920 Limit at TMIN, TMAX Unit Description fSCLK2 10 kHz min3 5 MHz max tCONVERT 14 × tSCLK AD7910 16 × tSCLK AD7920 tQUIET 50 ns min Minimum quiet time required between bus relinquish and start of next conversion t1 10 ns min Minimum CS pulse width t2 10 ns min CS to SCLK setup time t34 22 ns max Delay from CS until SDATA three-state disabled t4 40 ns max Data access time after SCLK falling edge t5 0.4 × tSCLK ns min SCLK low pulse width t6 0.4 × tSCLK ns min SCLK high pulse width t75, 6 SCLK to data valid hold time 10 ns min VDD ≤ 3.3 V 9.5 ns min 3.3 V < VDD ≤ 3.6 V 7 ns min VDD > 3.6 V t86, 7 36 ns max SCLK falling edge to SDATA three-state See Note 7 ns min SCLK falling edge to SDATA three-state tPOWER-UP8 1 μs max Power-up time from full power-down 1 Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. 2 Mark/Space ratio for the SCLK input is 40/60 to 60/40. 3 Minimum fSCLK at which specifications are guaranteed. 4 Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 1.8 V when VDD = 2.35 V and 0.8 V or 2.0 V for VDD > 2.35 V. 5 Measured with a 50 pF load capacitor. 6 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, shown in the Timing Specifications is the true bus relinquish time of the part and is independent of the bus loading. 7 T7 values apply to t8 minimum values also. 8 See Power-Up Time section. 200 μAI OL 200 μAI OH 1.6V TO OUTPUT PIN CL 50pF Figure 2. Load Circuit for Digital Output Timing Specifications |
类似零件编号 - AD7920BRMZ-REEL |
|
类似说明 - AD7920BRMZ-REEL |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |