数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7805BRS 数据表(PDF) 10 Page - Analog Devices

部件名 AD7805BRS
功能描述  3.3 V to 5 V Quad/Octal 10-Bit DACs
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7805BRS 数据表(HTML) 10 Page - Analog Devices

Back Button AD7805BRS Datasheet HTML 6Page - Analog Devices AD7805BRS Datasheet HTML 7Page - Analog Devices AD7805BRS Datasheet HTML 8Page - Analog Devices AD7805BRS Datasheet HTML 9Page - Analog Devices AD7805BRS Datasheet HTML 10Page - Analog Devices AD7805BRS Datasheet HTML 11Page - Analog Devices AD7805BRS Datasheet HTML 12Page - Analog Devices AD7805BRS Datasheet HTML 13Page - Analog Devices AD7805BRS Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 28 page
background image
AD7804/AD7805/AD7808/AD7809
REV. A
–10–
DB15 (MSB)
DB0 (LSB)
X
MD0 = 1
MD1 = 0
A2*
A1
A0
MX1
MX0
X
X
X
STBY
CLR
0
X
X
X = Don’t Care
*Applicable to the AD7808 Only, and Are Don’t Care Conditions when Operating the AD7804 .
Figure 5. AD7804/AD7808 Channel Control Register Loading Sequence
DB15 (MSB)
DB0 (LSB)
MAIN/SUB
MD0 = X
MD1 = 1 A2* A1
A0
DB9 DB8
DB7
DB6 DB5 DB4
DB3 DB2
DB1 DB0
X = Don’t Care
*Applicable to the AD7808 Only, and Are Don’t Care Conditions when Operating the AD7804 .
Figure 6. AD7804/AD7808 Main DAC Data Register Loading Sequence (
MAIN/SUB = 0)
DB15 (MSB)
DB0 (LSB)
MAIN/SUB
MD0 = X
MD1 = 1 A2* A1
A0
DB7 DB6
DB5
DB4 DB3 DB2
DB1 DB0
X
X
X = Don’t Care
*Applicable to the AD7808 Only, and Are Don’t Care Conditions when Operating the AD7804.
Figure 7. AD7804/AD7808 Sub DAC Data Register Loading Sequence (
MAIN/SUB = 1)
MSB
LSB
X
MD0 = 0
MD1 = 0
X
XXXX0
BIN/
COMP
PD SSTBY
SCLR
0
X
X
X = Don’t Care
Figure 4. AD7804/AD7808 System Control Register Loading Sequence
AD7804/AD7808 SYSTEM CONTROL REGISTER (MD1 = 0,
MD0 = 0)
The bits in this register allow control over all DACs in the
package. The control bits include power down (
PD), DAC input
coding select (BIN/
COMP), system standby (SSTBY) and a
system clear (SCLR). The function of these bits is as follows:
Power Down
(PD)
This bit in the control register is used to shut down the complete
device. With a 0 in this position, the reference and all DACs are
put into low power mode. Writing a 1 to this bit puts the part in
the normal operating mode. When in power-down mode, the
contents of all registers are retained and are valid when the
device is put back into normal operation.
Coding (BIN/
COMP)
This bit in the system control register allows the user to select
one of two input coding schemes. The available schemes are
Twos complement coding and offset binary coding. All DACs
will be configured with the same input coding scheme. Writing
a zero to the control register selects twos complement coding,
while writing a 1 to this bit in the control register selects offset
binary coding.
With twos complement coding selected the output voltage from
the Main DAC is of the form :
V
OUT = VBIAS ± VSWING
where
VSWING is
15
16
×V
BIAS
With Offset Binary coding selected the output voltage from the
Main DAC ranges from:
VOUT =
VBIAS
16
to VOUT =
31
16
× VBIAS
When the system control register is selected by writing zeros to
the mode bits, MD1 and MD0 the address bits are ignored as
the system control register controls all DACs in the package.
When MD1 = 0 and MD0 = 1, writing is to the channel control
register. Only the DAC selected by the address bits will be af-
fected by writing to this register. Each individual DAC has a
channel control register.
The DACs data registers are addressed by writing a one to
MD1 (DB13); the condition of MD0 (DB14) does not matter
when writing to the data registers. DB15 determines whether
writing is to the Main DAC data register or to the Sub DAC
data register. The Main DAC is 10 bits wide and the Sub DAC
is 8 bits wide. Thus when writing to the Sub DAC DB1 and
DB0 become don’t cares. The Sub DAC is used to offset the
complete transfer function of the Main DAC around its VBIAS
point. The Sub DAC has 1/8 LSB resolution and will enable the
transfer function of the Main DAC to be offset by
± V
BIAS/32.
When the
LDAC line goes low, all DAC registers in the device
are simultaneously loaded with the contents of their respective
DAC data registers, and the outputs change accordingly.
Bringing the
CLR line low resets the DAC data and DAC regis-
ters. This hardware clear affects both the Main and Sub DACs.
This operation sets the analog output of the Main DAC to VBIAS/
16 when offset binary coding is selected and the output is set to
VBIAS when twos complement coding is used. VBIAS is the output
of the internal multiplexer as shown in Figure 3. The output of
the Sub DAC is used to shift the transfer function of the Main
DAC around the VBIAS point and the contribution from the Sub
DAC is zero following an external hardware clear. Software
clears affect the Main DACs only.


类似零件编号 - AD7805BRS

制造商部件名数据表功能描述
logo
Analog Devices
AD7805BRS AD-AD7805BRS Datasheet
300Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7805BRS AD-AD7805BRS Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
More results

类似说明 - AD7805BRS

制造商部件名数据表功能描述
logo
Analog Devices
AD7804 AD-AD7804 Datasheet
300Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7804 AD-AD7804_15 Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7805BRZ AD-AD7805BRZ Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7805 AD-AD7805_15 Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7808 AD-AD7808_15 Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7809 AD-AD7809_15 Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7945BRZ AD-AD7945BRZ Datasheet
221Kb / 16P
   3.3 V/5 V Multiplying 12-Bit DACs
REV. B
AD7945BRZ AD-AD7945BRZ Datasheet
333Kb / 16P
   3.3 V/5 V Multiplying 12-Bit DACs
REV. B
AD7948 AD-AD7948_15 Datasheet
333Kb / 16P
   3.3 V/5 V Multiplying 12-Bit DACs
REV. B
AD7943BNZ AD-AD7943BNZ Datasheet
333Kb / 16P
   3.3 V/5 V Multiplying 12-Bit DACs
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com