数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7731BRUZ 数据表(PDF) 8 Page - Analog Devices

部件名 AD7731BRUZ
功能描述  Low Noise, High Throughput 24-Bit Sigma-Delta ADC
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7731BRUZ 数据表(HTML) 8 Page - Analog Devices

Back Button AD7731BRUZ Datasheet HTML 4Page - Analog Devices AD7731BRUZ Datasheet HTML 5Page - Analog Devices AD7731BRUZ Datasheet HTML 6Page - Analog Devices AD7731BRUZ Datasheet HTML 7Page - Analog Devices AD7731BRUZ Datasheet HTML 8Page - Analog Devices AD7731BRUZ Datasheet HTML 9Page - Analog Devices AD7731BRUZ Datasheet HTML 10Page - Analog Devices AD7731BRUZ Datasheet HTML 11Page - Analog Devices AD7731BRUZ Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 44 page
background image
AD7731
–8–
REV. 0
PIN FUNCTION DESCRIPTIONS (Continued)
Pin
Pin
No.
Mnemonic
Function
3
MCLK OUT
When the master clock for the device is a crystal/resonator, the crystal/resonator is connected between
MCLK IN and MCLK OUT. If an external clock is applied to the MCLK IN, MCLK OUT provides an
inverted clock signal. This clock can be used to provide a clock source for external circuits and MCLK OUT
is capable of driving one CMOS load.
4
POL
Clock Polarity. Logic Input. This determines the polarity of the serial clock. If the active edge for the proces-
sor is a high-to-low SCLK transition, this input should be low. In this mode, the AD7731 puts out data on
the DATA OUT line in a read operation on a low-to-high transition of SCLK and clocks in data from the
DATA IN line in a write operation on a high-to-low transition of SCLK. In applications with a noncontinuous
serial clock (such as most microcontroller applications), this means that the serial clock should idle low
between data transfers. If the active edge for the processor is a low-to-high SCLK transition, this input
should be high. In this mode, the AD7731 puts out data on the DATA OUT line in a read operation on a
high-to-low transition of SCLK and clocks in data from the DATA IN line in a write operation on a low-to-
high transition of SCLK. In applications with a noncontinuous serial clock (such as most microcontroller
applications), this means that the serial clock should idle high between data transfers.
5
SYNC
Logic Input that allows for synchronization of the digital filters and analog modulators when using a number
of AD7731s. While
SYNC is low, the nodes of the digital filter, the filter control logic and the calibration
control logic are reset and the analog modulator is also held in its reset state.
SYNC does not affect the
digital interface but does reset
RDY to a high state if it is low. While SYNC is asserted, the Mode Bits may
be set up for a subsequent operation that will commence when the
SYNC pin is deasserted.
6
RESET
Logic Input. Active low input that resets the control logic, interface logic, digital filter, analog modulator and
all on-chip registers of the part to power-on status. Effectively, everything on the part except for the clock
oscillator is reset when the
RESET pin is exercised.
7
NC
No Connect. The user is advised not to connect anything to this pin.
8
AGND
Ground reference point for analog circuitry.
9AVDD
Analog Positive Supply Voltage. The AVDD to AGND differential is 5 V nominal.
10
AIN1
Analog Input Channel 1. Programmable-gain analog input that can be used as a pseudo-differential input
when used with AIN6 or as the positive input of a differential pair when used with AIN2.
11
AIN2
Analog Input Channel 2. Programmable-gain analog input that can be used as a pseudo-differential input
when used with AIN6 or as the negative input of a differential pair when used with AIN1.
12
AIN3/D1
Analog Input Channel 3 or Digital Output 1. This pin can be used as either an analog input or a digital
output bit as determined by the DEN bit of the Mode Register. When selected as a programmable-gain
analog input, it can be used as a pseudo-differential input when used with AIN6 or as the positive input of a
differential pair when used with AIN4. When selected as a digital output, this output can be programmed
over the serial interface using bit D1 of the Mode Register.
13
AIN4/D0
Analog Input Channel 4 or Digital Output 0. This pin can be used as either an analog input or a digital
output bit as determined by the DEN bit of the Mode Register. When selected as a programmable-gain
analog input, it can be used as a pseudo-differential input when used with AIN6 or as the negative input of a
differential pair when used with AIN3. When selected as a digital output, this output can be programmed
over the serial interface using bit D0 of the Mode Register.
14
REF IN(+)
Reference Input. Positive terminal of the differential reference input to the AD7731. REF IN(+) can lie
anywhere between AVDD and AGND. The nominal reference voltage (i.e., the differential voltage between
REF IN(+) and REF IN(–)) should be +2.5 V when the HIREF bit of the Mode Register is 0 and is +5 V
when the HIREF bit of the Mode Register is 1.
15
REF IN(–)
Reference Input. Negative terminal of the differential reference input to the AD7731. The REF IN(–) can lie
anywhere between AVDD and AGND.
16
AIN5
Analog Input Channel 5. Programmable-gain analog input which can be used is the positive input of a differ-
ential pair when used with AIN6.
17
AIN6
Analog Input Channel 6. Reference point for AIN1 through AIN4 in pseudo-differential mode or as the
negative input of a differential input pair when used with AIN5.
18
STANDBY
Logic Input. Taking this pin low shuts down the analog and digital circuitry, reducing current consumption
to the 10
µA range. The on-chip registers retain all their values when the part is in standby mode.
19
CS
Chip Select. Active low Logic Input used to select the AD7731. With this input hardwired low, the
AD7731 can operate in its three-wire interface mode with SCLK, DIN and DOUT used to interface to the
device.
CS can be used to select the device in systems with more than one device on the serial bus or as a
frame synchronization signal in communicating with the AD7731.
REV. A


类似零件编号 - AD7731BRUZ

制造商部件名数据表功能描述
logo
Analog Devices
AD7731BRU AD-AD7731BRU Datasheet
411Kb / 44P
   Low Noise, High Throughput 24-Bit Sigma-Delta ADC
REV. 0
More results

类似说明 - AD7731BRUZ

制造商部件名数据表功能描述
logo
Analog Devices
AD7731 AD-AD7731_15 Datasheet
1,008Kb / 44P
   Low Noise, High Throughput 24-Bit Sigma-Delta ADC
REV. A
AD7731 AD-AD7731 Datasheet
411Kb / 44P
   Low Noise, High Throughput 24-Bit Sigma-Delta ADC
REV. 0
AD7739 AD-AD7739_15 Datasheet
540Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. A
AD7739 AD-AD7739_17 Datasheet
604Kb / 33P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
AD7739 AD-AD7739 Datasheet
380Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. 0
AD7739BRUZ AD-AD7739BRUZ Datasheet
540Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. A
logo
Intersil Corporation
ISL26102AVZ INTERSIL-ISL26102AVZ Datasheet
909Kb / 21P
   Low-Noise 24-bit Delta Sigma ADC
October 12, 2012
logo
Renesas Technology Corp
ISL26132 RENESAS-ISL26132 Datasheet
1Mb / 23P
   Low-Noise 24-bit Delta Sigma ADC
logo
Intersil Corporation
ISL26102 INTERSIL-ISL26102 Datasheet
911Kb / 21P
   Low-Noise 24-bit Delta Sigma ADC
logo
Renesas Technology Corp
ISL26102 RENESAS-ISL26102 Datasheet
1Mb / 21P
   Low-Noise 24-bit Delta Sigma ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com