数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SI5330F-A00214-GM 数据表(PDF) 9 Page - Silicon Laboratories

部件名 SI5330F-A00214-GM
功能描述  Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputs
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILABS [Silicon Laboratories]
网页  http://www.silabs.com
标志 SILABS - Silicon Laboratories

SI5330F-A00214-GM 数据表(HTML) 9 Page - Silicon Laboratories

Back Button SI5330F-A00214-GM Datasheet HTML 5Page - Silicon Laboratories SI5330F-A00214-GM Datasheet HTML 6Page - Silicon Laboratories SI5330F-A00214-GM Datasheet HTML 7Page - Silicon Laboratories SI5330F-A00214-GM Datasheet HTML 8Page - Silicon Laboratories SI5330F-A00214-GM Datasheet HTML 9Page - Silicon Laboratories SI5330F-A00214-GM Datasheet HTML 10Page - Silicon Laboratories SI5330F-A00214-GM Datasheet HTML 11Page - Silicon Laboratories SI5330F-A00214-GM Datasheet HTML 12Page - Silicon Laboratories SI5330F-A00214-GM Datasheet HTML 13Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
Si5330
Rev. 1.0
9
3. Functional Description
The Si5330 is a low-jitter, low-skew fanout buffer
optimized for high-performance PCB clock distribution
applications. The device produces four differential or
eight single-ended, low-jitter output clocks from a single
input clock. The input can accept either a single-ended
or a differential clock allowing the device to function as a
clock level translator.
3.1. VDD and VDDO Supplies
The core VDD and output VDDO supplies have separate
and independent supply pins allowing the core supply to
operate at a different voltage than the I/O voltage levels.
The VDD supply powers the core functions of the device,
which operates from 1.8, 2.5, or 3.3 V. Using a lower
supply voltage helps minimize the device’s power
consumption. The VDDO supply pins are used to set the
output signal levels and must be set at a voltage level
compatible with the output signal format.
3.2. Loss Of Signal Indicator (LOS)
The input is monitored for a valid clock signal using an
LOS circuit that monitors input clock edges and
declares an LOS condition when signal edges are not
detected over a 1 to 5
μs observation period. The LOS
pin is asserted “low” when activity on the input clock pin
is present. A “high” level on the LOS pin indicates a loss
of signal (LOS). The LOS pin must be pulled to VDD as
shown in Figure 2.
Figure 2. LOS Indicator with External Pull-Up
3.3. Output Enable (OEB)
The output enable (OEB) pin allows disabling or
enabling of the outputs clocks (CLK0-CLK3). The output
enable is logically controlled to ensure that no glitches
or runt pulses are generated at the output as shown in
Figure 3.
Figure 3. OEB Glitchless Operation
All outputs are enabled when the OEB pin is connected
to ground or below the VIL voltage for this pin.
Connecting the OEB pin to VDD or above the VIH level
will disable the outputs. Both VIL and VIH are specified
in Table 5. All outputs are forced to a logic “low” when
disabled. The OEB pin is 3.3 V tolerant.
3.4. Input Signals
The Si5330 can accept single-ended and differential
input clocks. See “AN408: Termination Options for Any-
Frequency, Any-Output Clock Generators and Clock
Buffers—Si5338,
Si5334,
Si5330”
for
details
on
connecting a wide variety of signals to the Si5330
inputs.
3.5. Output Driver Formats
The Si5330 supports single-ended output formats of
CMOS, SSTL, and HSTL and differential formats of
LVDS, LVPECL, and HCSL. It is normally required that
the LVDS driver be dc-coupled to the 100
 termination
at the receiver end. If your application requires an ac-
coupled 100
 load, contact the applications team for
advice. See AN408 for additional information on the
terminations for these driver types.
3.6. Input and Output Terminations
See AN408 for detailed information.
4. Ordering the Si5330
The Si5330 can be ordered to meet the requirements of
the most commonly-used input and output signal types,
such as CMOS, SSTL, HSTL, LVPECL, LVDS, and
HSCL.
See
Figure 1,
“Si5330
Functional
Block
Diagrams,” on page 2 and Table 11, “Order Numbers
and Device Functionality,” on page 14 for specific
ordering information.
Si5330
Control
LOS
IN
VDDO0
CLK0
VDDO1
CLK1
VDDO2
CLK2
VDDO3
CLK3
VDD
1k
Valid Clock
No Clock
0
1
IN
CLKn
OEB
Enable
Disable
Disable
Enable


类似零件编号 - SI5330F-A00214-GM

制造商部件名数据表功能描述
logo
Silicon Laboratories
SI5330F-A00214-GM SILABS-SI5330F-A00214-GM Datasheet
158Kb / 20P
   1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
Si5330F-A00214-GM SILABS-Si5330F-A00214-GM Datasheet
41Kb / 1P
   The Si5330 Clock Buffer datasheet v1.0 is now available
More results

类似说明 - SI5330F-A00214-GM

制造商部件名数据表功能描述
logo
Maxim Integrated Produc...
MAX9830AEVKIT MAXIM-MAX9830AEVKIT Datasheet
905Kb / 4P
   Differential or Single-Ended Input
Rev 0; 8/09
logo
Texas Instruments
DEM-ADS807E TI1-DEM-ADS807E_14 Datasheet
328Kb / 9P
[Old version datasheet]   SINGLE-ENDED OR DIFFERENTIAL INPUT CONFIGURATION
logo
Maxim Integrated Produc...
MAX1181EVKIT MAXIM-MAX1181EVKIT Datasheet
497Kb / 9P
   Single-Ended or Fully Differential Signal Input Configuration
Rev 2; 7/02
MAX1211EVKIT MAXIM-MAX1211EVKIT Datasheet
544Kb / 13P
   Fully Differential or Single-Ended Signal Input Configuration
Rev 1; 6/05
MAX1448EVKIT MAXIM-MAX1448EVKIT Datasheet
342Kb / 6P
   Single-Ended or Fully Differential Signal Input Configuration
Rev 2; 11/03
logo
Integrated Device Techn...
ICS849S625I IDT-ICS849S625I Datasheet
639Kb / 24P
   Ten selectable differential LVPECL or LVDS outputs
ICS859S0424I IDT-ICS859S0424I Datasheet
909Kb / 24P
   Four programmable differential LVPECL or LVDS output pairs
logo
Analog Devices
AD7266BSUZ-REEL AD-AD7266BSUZ-REEL Datasheet
644Kb / 28P
   Differential/Single-Ended Input, Dual
REV. B
logo
Integrated Device Techn...
ICS8S89833I IDT-ICS8S89833I Datasheet
722Kb / 16P
   Four differential LVDS outputs
logo
Unisonic Technologies
PA3138G-P14-R UTC-PA3138G-P14-R Datasheet
166Kb / 6P
   Differential Input and Single-Ended Output
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com