数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

EPM3064ATC100-5N 数据表(PDF) 32 Page - Altera Corporation

部件名 EPM3064ATC100-5N
功能描述  High–performance, low–cost CMOS EEPROM–based programmable
Download  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EPM3064ATC100-5N 数据表(HTML) 32 Page - Altera Corporation

Back Button EPM3064ATC100-5N Datasheet HTML 28Page - Altera Corporation EPM3064ATC100-5N Datasheet HTML 29Page - Altera Corporation EPM3064ATC100-5N Datasheet HTML 30Page - Altera Corporation EPM3064ATC100-5N Datasheet HTML 31Page - Altera Corporation EPM3064ATC100-5N Datasheet HTML 32Page - Altera Corporation EPM3064ATC100-5N Datasheet HTML 33Page - Altera Corporation EPM3064ATC100-5N Datasheet HTML 34Page - Altera Corporation EPM3064ATC100-5N Datasheet HTML 35Page - Altera Corporation EPM3064ATC100-5N Datasheet HTML 36Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 46 page
background image
32
Altera Corporation
MAX 3000A Programmable Logic Device Family Data Sheet
tCLR
Register clear time
1.3
2.1
2.9
ns
tPIA
PIA delay
(2)
1.0
1.7
2.3
ns
tLPA
Low–power adder
(5)
3.5
4.0
5.0
ns
Table 20. EPM3128A External Timing Parameters
Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
–5
–7
–10
Min
Max
Min
Max
Min
Max
tPD1
Input to non–
registered output
C1 = 35 pF
(2)
5.0
7.5
10
ns
tPD2
I/O input to non–
registered output
C1 = 35 pF
(2)
5.0
7.5
10
ns
tSU
Global clock setup
time
(2)
3.3
4.9
6.6
ns
tH
Global clock hold time (2)
0.0
0.0
0.0
ns
tCO1
Global clock to output
delay
C1 = 35 pF
1.0
3.4
1.0
5.0
1.0
6.6
ns
tCH
Global clock high time
2.0
3.0
4.0
ns
tCL
Global clock low time
2.0
3.0
4.0
ns
tASU
Array clock setup time (2)
1.8
2.8
3.8
ns
tAH
Array clock hold time
(2)
0.2
0.3
0.4
ns
tACO1
Array clock to output
delay
C1 = 35 pF
(2)
1.0
4.9
1.0
7.1
1.0
9.4
ns
tACH
Array clock high time
2.0
3.0
4.0
ns
tACL
Array clock low time
2.0
3.0
4.0
ns
tCPPW
Minimum pulse width
for clear and preset
(3)
2.0
3.0
4.0
ns
tCNT
Minimum global clock
period
(2)
5.2
7.7
10.2
ns
fCNT
Maximum internal
global clock frequency
(2), (4)
192.3
129.9
98.0
MHz
tACNT
Minimum array clock
period
(2)
5.2
7.7
10.2
ns
Table 19. EPM3064A Internal Timing Parameters (Part 2 of 2)
Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
–4
–7
–10
Min
Max
Min
Max
Min
Max


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn