数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EPF6024ATC144-2N 数据表(PDF) 5 Page - Altera Corporation

部件名 EPF6024ATC144-2N
功能描述  Programmable Logic Device Family
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EPF6024ATC144-2N 数据表(HTML) 5 Page - Altera Corporation

  EPF6024ATC144-2N Datasheet HTML 1Page - Altera Corporation EPF6024ATC144-2N Datasheet HTML 2Page - Altera Corporation EPF6024ATC144-2N Datasheet HTML 3Page - Altera Corporation EPF6024ATC144-2N Datasheet HTML 4Page - Altera Corporation EPF6024ATC144-2N Datasheet HTML 5Page - Altera Corporation EPF6024ATC144-2N Datasheet HTML 6Page - Altera Corporation EPF6024ATC144-2N Datasheet HTML 7Page - Altera Corporation EPF6024ATC144-2N Datasheet HTML 8Page - Altera Corporation EPF6024ATC144-2N Datasheet HTML 9Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 52 page
background image
Altera Corporation
5
FLEX 6000 Programmable Logic Device Family Data Sheet
Functional
Description
The FLEX 6000 OptiFLEX architecture consists of logic elements (LEs).
Each LE includes a 4-input look-up table (LUT), which can implement any
4-input function, a register, and dedicated paths for carry and cascade
chain functions. Because each LE contains a register, a design can be easily
pipelined without consuming more LEs. The specified gate count for
FLEX 6000 devices includes all LUTs and registers.
LEs are combined into groups called logic array blocks (LABs); each LAB
contains 10 LEs. The Altera software automatically places related LEs into
the same LAB, minimizing the number of required interconnects. Each
LAB can implement a medium-sized block of logic, such as a counter or
multiplexer.
Signal interconnections within FLEX 6000 devices—and to and from
device pins—are provided via the routing structure of the FastTrack
Interconnect. The routing structure is a series of fast, continuous row and
column channels that run the entire length and width of the device. Any
LE or pin can feed or be fed by any other LE or pin via the FastTrack
Interconnect. See “FastTrack Interconnect” on page 17 of this data sheet
for more information.
Each I/O pin is fed by an I/O element (IOE) located at the end of each row
and column of the FastTrack Interconnect. Each IOE contains a
bidirectional I/O buffer. Each IOE is placed next to an LAB, where it can
be driven by the local interconnect of that LAB. This feature allows fast
clock-to-output times of less than 8 ns when a pin is driven by any of the
10 LEs in the adjacent LAB. Also, any LE can drive any pin via the row and
column interconnect. I/O pins can drive the LE registers via the row and
column interconnect, providing setup times as low as 2 ns and hold times
of 0 ns. IOEs provide a variety of features, such as JTAG BST support,
slew-rate control, and tri-state buffers.
Figure 1 shows a block diagram of the FLEX 6000 OptiFLEX architecture.
Each group of ten LEs is combined into an LAB, and the LABs are
arranged into rows and columns. The LABs are interconnected by the
FastTrack Interconnect. IOEs are located at the end of each FastTrack
Interconnect row and column.


类似零件编号 - EPF6024ATC144-2N

制造商部件名数据表功能描述
logo
Altera Corporation
EPF6024ATC100-2 ALTERA-EPF6024ATC100-2 Datasheet
394Kb / 52P
   Programmable Logic Device Family
More results

类似说明 - EPF6024ATC144-2N

制造商部件名数据表功能描述
logo
Altera Corporation
EP20K400EFI672-2X ALTERA-EP20K400EFI672-2X Datasheet
724Kb / 117P
   Programmable Logic Device Family
EPM7128SLC84-15 ALTERA-EPM7128SLC84-15 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM7128STC100-15N ALTERA-EPM7128STC100-15N Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM3064ATC44-10N ALTERA-EPM3064ATC44-10N Datasheet
715Kb / 46P
   Programmable Logic Device Family
EP1K30TC144-3N ALTERA-EP1K30TC144-3N Datasheet
1Mb / 86P
   Programmable Logic Device Family
EPM7192SQI160-10N ALTERA-EPM7192SQI160-10N Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM7160STI100-10 ALTERA-EPM7160STI100-10 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPF8282ALC84-4 ALTERA-EPF8282ALC84-4 Datasheet
957Kb / 62P
   Programmable Logic Device Family
EPM5064JC-1 ALTERA-EPM5064JC-1 Datasheet
831Kb / 36P
   Programmable Logic Device Family
EPM7032LC44-7 ALTERA-EPM7032LC44-7 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EP1K10TC144-2N ALTERA-EP1K10TC144-2N Datasheet
1Mb / 86P
   Programmable Logic Device Family
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com