EP3C80 datasheet(65/274 Pages) ALTERA

部件名	EP3C80

功能描述	This section provides a complete overview of all features relating to the Cyclone III device family

Download	274 Pages

Scroll/Zoom	100%

制造商	ALTERA [Altera Corporation]

网页	http://www.altera.com

标志

65 / 274 page

Chapter 5: Clock Networks and PLLs in the Cyclone III Device Family

5–5

Clock Networks

July 2012

Altera Corporation

Cyclone III Device Handbook

Volume 1

Figure 5–1 shows the clock control block.

Each PLL generates five clock outputs through the c[4..0] counters. Two of these

clocks can drive the GCLK through a clock control block, as shown in Figure 5–1.

f For more information about how to use the clock control block in the Quartus® II

software, refer to the Clock Control Block (ALTCLKCTRL) Megafunction User Guide.

Figure 5–1. Clock Control Block

Notes to Figure 5–1:

(1) The clkswitch signal can either be set through the configuration file or dynamically set when using the manual PLL switchover feature. The

output of the multiplexer is the input clock (fIN) for the PLL.

(2) The clkselect[1..0] signals are fed by internal logic and is used to dynamically select the clock source for the GCLK when the device is in user

mode.

(3) The static clock select signals are set in the configuration file. Therefore, dynamic control when the device is in user mode is not feasible.

(4) You can use internal logic to enable or disable the GCLK in user mode.

CLKSWITCH (1)

Static Clock Select (3)

Static Clock

Select (3)

Internal Logic

Clock Control Block

DPCLK or CDPCLK

CLKSELECT[1..0] (2)

Internal Logic (4)

inclk1

inclk0

CLK[n + 3]

CLK[n + 2]

CLK[n + 1]

CLK[n]

fIN

C0

C1

C2

PLL

Global

Clock

Enable/

Disable

C3

C4

类似零件编号 - EP3C80

制造商	部件名	数据表	功能描述
Altera Corporation	EP3C80	157Kb / 7P	Cyclone Series Device Thermal Resistance
	EP3C80	778Kb / 34P	Cyclone III Device Data Sheet
	EP3C80	406Kb / 8P	Cyclone III low-cost FPGAs
	EP3C80	7Mb / 274P	Cyclone III Device Handbook
	EP3C80	7Mb / 274P	Chapter Revision Dates

More results

类似说明 - EP3C80

制造商	部件名	数据表	功能描述
Altera Corporation	EP4SE360F35I4	10Mb / 432P	This section provides a complete overview of all features relating to the Stratix IV device family, which is the most architecturlly advanced
	EP3C10U256C6N	7Mb / 274P	Cyclone III Device Family Overview
	EP3C10E144C7N	395Kb / 14P	1. Cyclone III Device Family Overview
NXP Semiconductors	SCF5250EC	1Mb / 56P	This section provides brief descriptions of the features of the SCF5250 processor Rev. 1.3, 07/2006
Altera Corporation	EP4CE10E22C8N	498Kb / 14P	Cyclone IV FPGA Device Family Overview
	EP4CE6E22C8	498Kb / 14P	Cyclone IV FPGA Device Family Overview
	EP4CE6E22I7N	498Kb / 14P	Cyclone IV FPGA Device Family Overview
	EP4CE55F29I7	372Kb / 14P	Cyclone IV FPGA Device Family Overview
	EP4CE10F17I7N	498Kb / 14P	1. Cyclone IV FPGA Device Family Overview
	EP3SL70F780C3N	201Kb / 16P	Stratix III Device Family Overview