数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H5TQ1G83DFRPBL 数据表(PDF) 7 Page - Hynix Semiconductor

部件名 H5TQ1G83DFRPBL
功能描述  1Gb DDR3 SDRAM
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

H5TQ1G83DFRPBL 数据表(HTML) 7 Page - Hynix Semiconductor

Back Button H5TQ1G83DFRPBL Datasheet HTML 3Page - Hynix Semiconductor H5TQ1G83DFRPBL Datasheet HTML 4Page - Hynix Semiconductor H5TQ1G83DFRPBL Datasheet HTML 5Page - Hynix Semiconductor H5TQ1G83DFRPBL Datasheet HTML 6Page - Hynix Semiconductor H5TQ1G83DFRPBL Datasheet HTML 7Page - Hynix Semiconductor H5TQ1G83DFRPBL Datasheet HTML 8Page - Hynix Semiconductor H5TQ1G83DFRPBL Datasheet HTML 9Page - Hynix Semiconductor H5TQ1G83DFRPBL Datasheet HTML 10Page - Hynix Semiconductor H5TQ1G83DFRPBL Datasheet HTML 11Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 34 page
background image
Rev. 1.7 /Sep. 2011
7
Pin Functional Description
Symbol
Type
Function
CK, CK
Input
Clock: CK and CK are differential clock inputs. All address and control input signals are
sampled on the crossing of the positive edge of CK and negative edge of CK.
CKE, (CKE0),
(CKE1)
Input
Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and
device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down
and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any
bank).
CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable
during the power on and initialization sequence, they must be maintained during all
operations (including Self-Refresh). CKE must be maintained high throughout read and
write accesses. Input buffers, excluding CK, CK, ODT and CKE, are disabled during power-
down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS, (CS0),
(CS1), (CS2),
(CS3)
Input
Chip Select: All commands are masked when CS is registered HIGH.
CS provides for external Rank selection on systems with multiple Ranks.
CS is considered part of the command code.
ODT, (ODT0),
(ODT1)
Input
On Die Termination: ODT (registered HIGH) enables termination resistance internal to the
DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS,
NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8
configurations. For x16 configuration, ODT is applied to each DQ, DQSU, DQSU, DQSL,
DQSL, DMU, and DML signal. The ODT pin will be ignored if MR1 is programmed to disable
ODT.
RAS.
CAS. WE
Input
Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM, (DMU),
(DML)
Input
Input Data Mask: DM is an input mask signal for write data. Input data is masked when
DM is sampled HIGH coincident with that input data during a Write access. DM is sampled
on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by
Mode Register A11 setting in MR1.
BA0 - BA2
Input
Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge
command is being applied. Bank address also determines if the mode register or extended
mode register is to be accessed during a MRS cycle.
A0 - A15
Input
Address Inputs: Provide the row address for Active commands and the column address for
Read/Write commands to select one location out of the memory array in the respective
bank. (A10/AP and A12/BC have additional functions, see below).
The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP
Input
Auto-precharge: A10 is sampled during Read/Write commands to determine whether
Autoprecharge should be performed to the accessed bank after the Read/Write operation.
(HIGH: Autoprecharge; LOW: no Autoprecharge).A10 is sampled during a Precharge
command to determine whether the Precharge applies to one bank (A10 LOW) or all
banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank
addresses.
A12 / BC
Input
Burst Chop: A12 / BC is sampled during Read and Write commands to determine if burst
chop (on-the-fly) will be performed.
(HIGH, no burst chop; LOW: burst chopped). See command truth table for details.


类似零件编号 - H5TQ1G83DFRPBL

制造商部件名数据表功能描述
logo
Hynix Semiconductor
H5TQ1G83AFP HYNIX-H5TQ1G83AFP Datasheet
4Mb / 77P
   1Gb DDR3 SDRAM
H5TQ1G83BFR HYNIX-H5TQ1G83BFR Datasheet
589Kb / 32P
   1Gb DDR3 SDRAM
H5TQ1G83EFR HYNIX-H5TQ1G83EFR Datasheet
598Kb / 33P
   1Gb DDR3 SDRAM
H5TQ1G83EFRG7C HYNIX-H5TQ1G83EFRG7C Datasheet
598Kb / 33P
   1Gb DDR3 SDRAM
H5TQ1G83EFRG7I HYNIX-H5TQ1G83EFRG7I Datasheet
598Kb / 33P
   1Gb DDR3 SDRAM
More results

类似说明 - H5TQ1G83DFRPBL

制造商部件名数据表功能描述
logo
Hynix Semiconductor
H5TQ1G43AFP HYNIX-H5TQ1G43AFP Datasheet
4Mb / 77P
   1Gb DDR3 SDRAM
H5TQ1G43TFR HYNIX-H5TQ1G43TFR Datasheet
458Kb / 31P
   1Gb DDR3 SDRAM
H5TQ1G83EFR HYNIX-H5TQ1G83EFR Datasheet
598Kb / 33P
   1Gb DDR3 SDRAM
H5TQ1G63DFR HYNIX-H5TQ1G63DFR Datasheet
2Mb / 172P
   1Gb DDR3 SDRAM
H5TQ1G43BFR HYNIX-H5TQ1G43BFR Datasheet
589Kb / 32P
   1Gb DDR3 SDRAM
logo
Elpida Memory
EBJ10RE8BAFA ELPIDA-EBJ10RE8BAFA Datasheet
220Kb / 20P
   1GB Registered DDR3 SDRAM DIMM
EBJ10EE8BAWA ELPIDA-EBJ10EE8BAWA Datasheet
179Kb / 18P
   1GB Unbuffered DDR3 SDRAM DIMM
EBJ10UE8BDF0 ELPIDA-EBJ10UE8BDF0 Datasheet
194Kb / 21P
   1GB Unbuffered DDR3 SDRAM DIMM
logo
Samsung semiconductor
K4B1G0446G SAMSUNG-K4B1G0446G Datasheet
1Mb / 64P
   1Gb G-die DDR3 SDRAM
logo
Elpida Memory
EBJ10EE8BAFA ELPIDA-EBJ10EE8BAFA Datasheet
177Kb / 18P
   1GB Unbuffered DDR3 SDRAM DIMM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com