数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H5PS5182GFRG7L 数据表(PDF) 59 Page - Hynix Semiconductor

部件名 H5PS5182GFRG7L
功能描述  512Mb DDR2 SDRAM
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

H5PS5182GFRG7L 数据表(HTML) 59 Page - Hynix Semiconductor

Back Button H5PS5182GFRG7L Datasheet HTML 55Page - Hynix Semiconductor H5PS5182GFRG7L Datasheet HTML 56Page - Hynix Semiconductor H5PS5182GFRG7L Datasheet HTML 57Page - Hynix Semiconductor H5PS5182GFRG7L Datasheet HTML 58Page - Hynix Semiconductor H5PS5182GFRG7L Datasheet HTML 59Page - Hynix Semiconductor H5PS5182GFRG7L Datasheet HTML 60Page - Hynix Semiconductor H5PS5182GFRG7L Datasheet HTML 61Page - Hynix Semiconductor H5PS5182GFRG7L Datasheet HTML 62Page - Hynix Semiconductor H5PS5182GFRG7L Datasheet HTML 63Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 64 page
background image
Rev.1.7 / Feb. 2013
59
H5PS5162GFR series
24. These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1,
etc.) transition edge to its respective clock signal (CK/CK) crossing. The spec values are not affected by the amount of
clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are relative to the clock signal crossing that
latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
25. These parameters are measured from a data strobe signal ((L/U/R)DQS/DQS) crossing to its respective clock
signal (CK/CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc),
etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is
present or not.
26.
These parameters are measured from a data signal ((L/U) DM, (L/U) DQ0, (L/U) DQ1, etc.) transition
edge to its respective data strobe signal ((L/U/R)DQS/DQS) crossing.
27. For these parameters, the DDR2 SDRAM device is characterized and verified to support
tnPARAM = RU{tPARAM / tCK(avg)}, which is in clock cycles, assuming all input clock jitter specifications
are satisfied.
For example, the device will support tnRP = RU {tRP / tCK(avg)}, which is in clock cycles, if all input clock
jitterspecifications are met. This means: For DDR2-1066 7-7-7, of which tRP = 13.125ns, the device will
support tnRP =RU{tRP / tCK(avg)} = 7, i.e. as long as the input clock jitter specifications are met, Pre-
charge command at Tm and Active command at Tm+7 is valid even if (Tm+7 - Tm) is less than 13.127ns
due to input clock jitter.
28. Specific Note 28 tDAL
nCK = WR nCK + tnRP nCK = WR + RUtRP ps / tCK(avg) ps, where WR is the
value programmed in the mode register set and RU stands for round up.
Example: For DDR2-1066 7-7-7 at tCK(avg) = 1.875 ns with WR programmed to 8 nCK,
tDAL = 8 + RU
13.125 ns / 1.875 ns nCK = 8 + 7 nCK = 15 nCK
29.New units, ‘tCK(avg)’ and ‘nCK’, are introduced in DDR2-1066.
Unit ‘tCK(avg)’ represents the actual tCK(avg) of the input clock under operation.
Unit ‘nCK’ represents one clock cycle of the input clock, counting the actual clock edges.
ex) tXP = 3 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm+3,
even if (Tm+3 - Tm) is 3 x tCK(avg) + tERR(3per),min.
30.
Input clock jitter spec parameter. These parameters and the ones in the table below are referred to as
'input clock jitter spec parameters' and these parameters apply to DDR2-1066. The jitter specified is a ran-
dom jitter meeting a Gaussian distribution.


类似零件编号 - H5PS5182GFRG7L

制造商部件名数据表功能描述
logo
Hynix Semiconductor
H5PS5162FFR-16C HYNIX-H5PS5162FFR-16C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-20C HYNIX-H5PS5162FFR-20C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-20L HYNIX-H5PS5162FFR-20L Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-25C HYNIX-H5PS5162FFR-25C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-C HYNIX-H5PS5162FFR-C Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
More results

类似说明 - H5PS5182GFRG7L

制造商部件名数据表功能描述
logo
Hynix Semiconductor
HY5PS12421AFP HYNIX-HY5PS12421AFP Datasheet
1Mb / 37P
   512Mb DDR2 SDRAM
H5PS5162FFR-C HYNIX-H5PS5162FFR-C Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
HY5PS12421F HYNIX-HY5PS12421F Datasheet
623Kb / 35P
   512Mb DDR2 SDRAM
HY5PS12421FP HYNIX-HY5PS12421FP Datasheet
622Kb / 35P
   512Mb DDR2 SDRAM
logo
Nanya Technology Corpor...
NT5TU64M8EE NANYA-NT5TU64M8EE Datasheet
3Mb / 96P
   DDR2 512Mb SDRAM
logo
Hynix Semiconductor
HY5PS12421F-E3 HYNIX-HY5PS12421F-E3 Datasheet
1Mb / 35P
   512Mb DDR2 SDRAM
HY5PS12421CFP-E3I HYNIX-HY5PS12421CFP-E3I Datasheet
618Kb / 38P
   512Mb DDR2 SDRAM
HY5PS12421CFP-E3 HYNIX-HY5PS12421CFP-E3 Datasheet
619Kb / 38P
   512Mb DDR2 SDRAM
H5PS5162FFR-E3 HYNIX-H5PS5162FFR-E3 Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
HY5PS12421BFP-E3 HYNIX-HY5PS12421BFP-E3 Datasheet
628Kb / 38P
   512Mb DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com