数据搜索系统,热门电子元器件搜索 |
|
EP2A15 数据表(PDF) 14 Page - Altera Corporation |
|
EP2A15 数据表(HTML) 14 Page - Altera Corporation |
14 / 36 page Page 14 Functional Description Enhanced Configuration (EPC) Devices Datasheet January 2012 Altera Corporation The EPC device controller chip accesses flash memory during: ■ FPGA configuration—reading configuration data from flash ■ JTAG-based flash programming—storing configuration data in flash ■ At POR—reading option bits from flash During these operations, the external FPGA or processor must tri-state its interface to the flash memory. After configuration and programming, the EPC device’s controller tri-states the internal interface and goes into an idle mode. To interrupt a configuration cycle in order to access the flash using the external flash interface, the external device can hold the FPGA’s nCONFIG input low. This keeps the configuration device in reset by holding the nSTATUS-OE line low, allowing external flash access. f For more information about the software support for the external flash interface feature, refer to the Altera Enhanced Configuration Devices. |
类似零件编号 - EP2A15 |
|
类似说明 - EP2A15 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |