数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EP1C20F400C6ES 数据表(PDF) 54 Page - Altera Corporation

部件名 EP1C20F400C6ES
功能描述  Section I. Cyclone FPGA Family Data Sheet
Download  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EP1C20F400C6ES 数据表(HTML) 54 Page - Altera Corporation

Back Button EP1C20F400C6ES Datasheet HTML 50Page - Altera Corporation EP1C20F400C6ES Datasheet HTML 51Page - Altera Corporation EP1C20F400C6ES Datasheet HTML 52Page - Altera Corporation EP1C20F400C6ES Datasheet HTML 53Page - Altera Corporation EP1C20F400C6ES Datasheet HTML 54Page - Altera Corporation EP1C20F400C6ES Datasheet HTML 55Page - Altera Corporation EP1C20F400C6ES Datasheet HTML 56Page - Altera Corporation EP1C20F400C6ES Datasheet HTML 57Page - Altera Corporation EP1C20F400C6ES Datasheet HTML 58Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 106 page
background image
2–48
Altera Corporation
Preliminary
May 2008
Cyclone Device Handbook, Volume 1
A programmable delay chain on each DQS pin allows for either a 90°
phase shift (for DDR SDRAM), or a 72° phase shift (for FCRAM) which
automatically center-aligns input DQS synchronization signals within the
data window of their corresponding DQ data signals. The phase-shifted
DQS signals drive the global clock network. This global DQS signal clocks
DQ signals on internal LE registers.
These DQS delay elements combine with the PLL’s clocking and phase
shift ability to provide a complete hardware solution for interfacing to
high-speed memory.
The clock phase shift allows the PLL to clock the DQ output enable and
output paths. The designer should use the following guidelines to meet
133 MHz performance for DDR SDRAM and FCRAM interfaces:
The DQS signal must be in the middle of the DQ group it clocks
Resynchronize the incoming data to the logic array clock using
successive LE registers or FIFO buffers
LE registers must be placed in the LAB adjacent to the DQ I/O pin
column it is fed by
Figure 2–34 illustrates DDR SDRAM and FCRAM interfacing from the
I/O through the dedicated circuitry to the logic array.
EP1C6
144-pin TQFP
4
32
240-pin PQFP
4
32
256-pin FineLine BGA
4
32
EP1C12
240-pin PQFP
4
32
256-pin FineLine BGA
4
32
324-pin FineLine BGA
8
64
EP1C20
324-pin FineLine BGA
8
64
400-pin FineLine BGA
8
64
Note to Table 2–10:
(1)
EP1C3 devices in the 100-pin TQFP package do not have any DQ pin groups in
I/O bank 1.
Table 2–10. DQ Pin Groups (Part 2 of 2)
Device
Package
Number of × 8 DQ
Pin Groups
Total DQ Pin
Count


类似零件编号 - EP1C20F400C6ES

制造商部件名数据表功能描述
logo
Altera Corporation
EP1C20F400C6ES ALTERA-EP1C20F400C6ES Datasheet
1Mb / 94P
   Cyclone FPGA Family
EP1C20F400C6ES ALTERA-EP1C20F400C6ES Datasheet
1Mb / 104P
   Cyclone FPGA Family Data Sheet
EP1C20F400C6ES ALTERA-EP1C20F400C6ES Datasheet
1Mb / 106P
   Cyclone FPGA Family
More results

类似说明 - EP1C20F400C6ES

制造商部件名数据表功能描述
logo
Altera Corporation
EP1C12Q240C8N ALTERA-EP1C12Q240C8N Datasheet
1Mb / 106P
   Section I. Cyclone FPGA Family Data Sheet
EP1C3 ALTERA-EP1C3 Datasheet
1Mb / 104P
   Cyclone FPGA Family Data Sheet
EP2C20F484C6N ALTERA-EP2C20F484C6N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C5F256C7N ALTERA-EP2C5F256C7N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C15AF484C7N ALTERA-EP2C15AF484C7N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C5F256I8N ALTERA-EP2C5F256I8N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C5F256C6N ALTERA-EP2C5F256C6N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C8Q208C6 ALTERA-EP2C8Q208C6 Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C5Q208C8N ALTERA-EP2C5Q208C8N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP1C20F ALTERA-EP1C20F Datasheet
1Mb / 106P
   Cyclone FPGA Family
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com