数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

EG80C188XL20 数据表(PDF) 13 Page - Intel Corporation

部件名 EG80C188XL20
功能描述  16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

EG80C188XL20 数据表(HTML) 13 Page - Intel Corporation

Back Button EG80C188XL20 Datasheet HTML 9Page - Intel Corporation EG80C188XL20 Datasheet HTML 10Page - Intel Corporation EG80C188XL20 Datasheet HTML 11Page - Intel Corporation EG80C188XL20 Datasheet HTML 12Page - Intel Corporation EG80C188XL20 Datasheet HTML 13Page - Intel Corporation EG80C188XL20 Datasheet HTML 14Page - Intel Corporation EG80C188XL20 Datasheet HTML 15Page - Intel Corporation EG80C188XL20 Datasheet HTML 16Page - Intel Corporation EG80C188XL20 Datasheet HTML 17Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 48 page
background image
80C186XL80C188XL
Table 3 Pin Descriptions
(Continued)
Pin
Pin
Input
Output
Pin Description
Name
Type
Type
States
SRDY
I
S(L)
Synchronous Ready informs the processor that the addressed
memory space or IO device will complete a data transfer The
SRDY pin accepts an active-HIGH input synchronized to CLKOUT
The use of SRDY allows a relaxed system timing over ARDY This
is accomplished by elimination of the one-half clock cycle required
to internally synchonize the ARDY input signal Connecting SRDY
high will always assert the ready condition to the CPU If this line is
unused it should be tied LOW to yield control to the ARDY pin
LOCK
O
H(Z)
LOCK output indicates that other system bus masters are not to
gain control of the system bus LOCK is active LOW The LOCK
R(Z)
signal is requested by the LOCK prefix instruction and is activated
at the beginning of the first data cycle associated with the
instruction immediately following the LOCK prefix It remains active
until the completion of that instruction No instruction prefetching
will occur while LOCK is asserted
S0
O
H(Z)
Bus cycle status S0 –S2 are encoded to provide bus-transaction
information
S1
R(1)
S2
Bus Cycle Status Information
S2
S1
S0
Bus Cycle Initiated
0
0
0
Interrupt Acknowledge
0
0
1
Read IO
0
1
0
Write IO
0
1
1
Halt
1
0
0
Instruction Fetch
1
0
1
Read Data from Memory
1
1
0
Write Data to Memory
1
1
1
Passive (no bus cycle)
S2 may be used as a logical MIO indicator and S1 as a DTR
indicator
HOLD
I
A(L)
HOLD indicates that another bus master is requesting the local bus
The HOLD input is active HIGH The processor generates HLDA
HLDA
O
H(1)
(HIGH) in response to a HOLD request Simultaneous with the
R(0)
issuance of HLDA the processor will float the local bus and control
lines After HOLD is detected as being LOW the processor will
lower HLDA When the processor needs to run another bus cycle it
will again drive the local bus and control lines
In Enhanced Mode HLDA will go low when a DRAM refresh cycle
is pending in the processor and an external bus master has control
of the bus It will be up to the external master to relinquish the bus
by lowering HOLD so that the processor may execute the refresh
cycle
NOTE
Pin names in parentheses apply to the 80C188XL
13


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn