数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

EG80C188XL20 数据表(PDF) 10 Page - Intel Corporation

部件名 EG80C188XL20
功能描述  16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

EG80C188XL20 数据表(HTML) 10 Page - Intel Corporation

Back Button EG80C188XL20 Datasheet HTML 6Page - Intel Corporation EG80C188XL20 Datasheet HTML 7Page - Intel Corporation EG80C188XL20 Datasheet HTML 8Page - Intel Corporation EG80C188XL20 Datasheet HTML 9Page - Intel Corporation EG80C188XL20 Datasheet HTML 10Page - Intel Corporation EG80C188XL20 Datasheet HTML 11Page - Intel Corporation EG80C188XL20 Datasheet HTML 12Page - Intel Corporation EG80C188XL20 Datasheet HTML 13Page - Intel Corporation EG80C188XL20 Datasheet HTML 14Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 48 page
background image
80C186XL80C188XL
Table 3 Pin Descriptions
Pin
Pin
Input
Output
Pin Description
Name
Type
Type
States
VCC
P
System Power a5 volt power supply
VSS
G
System Ground
RESET
O
H(0)
RESET Output indicates that the CPU is being reset and can
be used as a system reset It is active HIGH synchronized
R(1)
with the processor clock and lasts an integer number of
clock periods corresponding to the length of the RES signal
Reset goes inactive 2 clockout periods after RES goes
inactive When tied to the TEST BUSY pin RESET forces
the processor into enhanced mode RESET is not floated
during bus hold
X1
I
A(E)
Crystal Inputs X1 and X2 provide external connections for a
fundamental mode or third overtone parallel resonant crystal
X2
O
H(Q)
for the internal oscillator X1 can connect to an external
R(Q)
clock instead of a crystal In this case minimize the
capacitance on X2 The input or oscillator frequency is
internally divided by two to generate the clock signal
(CLKOUT)
CLKOUT
O
H(Q)
Clock Output provides the system with a 50% duty cycle
waveform All device pin timings are specified relative to
R(Q)
CLKOUT CLKOUT is active during reset and bus hold
RES
I
A(L)
An active RES causes the processor to immediately
terminate its present activity clear the internal logic and
enter a dormant state This signal may be asynchronous to
the clock The processor begins fetching instructions
approximately 6
clock cycles after RES is returned HIGH
For proper initialization VCC must be within specifications
and the clock signal must be stable for more than 4 clocks
with RES held LOW RES is internally synchronized This
input is provided with a Schmitt-trigger to facilitate power-on
RES generation via an RC network
TEST BUSY
I
A(E)
The TEST pin is sampled during and after reset to determine
whether the processor is to enter Compatible or Enhanced
(TEST)
Mode Enhanced Mode requires TEST to be HIGH on the
rising edge of RES and LOW four CLKOUT cycles later Any
other combination will place the processor in Compatible
Mode During power-up active RES is required to configure
TEST BUSY as an input A weak internal pullup ensures a
HIGH state when the input is not externally driven
TEST
In Compatible Mode this pin is configured to operate
as TEST This pin is examined by the WAIT instruction If the
TEST input is HIGH when WAIT execution begins instruction
execution will suspend TEST will be resampled every five
clocks until it goes LOW at which time execution will
resume If interrupts are enabled while the processor is
waiting for TEST interrupts will be serviced
BUSY (80C186XL Only)In Enhanced Mode this pin is
configured to operate as BUSY The BUSY input is used to
notify the 80C186XL of Math Coprocessor activity Floating
point instructions executing in the 80C186XL sample the
BUSY pin to determine when the Math Coprocessor is ready
to accept a new command BUSY is active HIGH
NOTE
Pin names in parentheses apply to the 80C188XL
10


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn