数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EP20K100EQI240-2X 数据表(PDF) 33 Page - Altera Corporation

部件名 EP20K100EQI240-2X
功能描述  Programmable Logic Device Family
Download  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EP20K100EQI240-2X 数据表(HTML) 33 Page - Altera Corporation

Back Button EP20K100EQI240-2X Datasheet HTML 29Page - Altera Corporation EP20K100EQI240-2X Datasheet HTML 30Page - Altera Corporation EP20K100EQI240-2X Datasheet HTML 31Page - Altera Corporation EP20K100EQI240-2X Datasheet HTML 32Page - Altera Corporation EP20K100EQI240-2X Datasheet HTML 33Page - Altera Corporation EP20K100EQI240-2X Datasheet HTML 34Page - Altera Corporation EP20K100EQI240-2X Datasheet HTML 35Page - Altera Corporation EP20K100EQI240-2X Datasheet HTML 36Page - Altera Corporation EP20K100EQI240-2X Datasheet HTML 37Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 117 page
background image
Altera Corporation
33
APEX 20K Programmable Logic Device Family Data Sheet
Input/Output Clock Mode
The input/output clock mode contains two clocks. One clock controls all
registers for inputs into the ESB: data input, WE, RE, read address, and
write address. The other clock controls the ESB data output registers. The
ESB also supports clock enable and asynchronous clear signals; these
signals also control the reading and writing of registers independently.
Input/output clock mode is commonly used for applications where the
reads and writes occur at the same system frequency, but require different
clock enable signals for the input and output registers. Figure 21 shows
the ESB in input/output clock mode.
Figure 21. ESB in Input/Output Clock Mode
Note (1)
Notes to Figure 21:
(1)
All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.
(2)
APEX 20KE devices have four dedicated clocks.
Single-Port Mode
The APEX 20K ESB also supports a single-port mode, which is used when
simultaneous reads and writes are not required. See Figure 22.
Dedicated Clocks
2 or 4
4
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
data[ ]
rdaddress[ ]
wraddress[ ]
RAM/ROM
128
× 16
256
× 8
512
× 4
1,024
× 2
2,048
× 1
Data In
Read Address
Write Address
Read Enable
Write Enable
Data Out
outclken
inclken
inclock
outclock
D
ENA
Q
Write
Pulse
Generator
rden
wren
Dedicated Inputs &
Global Signals
to MegaLAB,
FastTrack &
Local
Interconnect
(2)


类似零件编号 - EP20K100EQI240-2X

制造商部件名数据表功能描述
logo
Altera Corporation
EP20K100E ALTERA-EP20K100E Datasheet
718Kb / 117P
   Programmable Logic Device Family
EP20K100E ALTERA-EP20K100E Datasheet
456Kb / 34P
   1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EP20K100E ALTERA-EP20K100E Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EP20K100E ALTERA-EP20K100E Datasheet
621Kb / 36P
   This datasheet describes enhanced configuration (EPC) devices
EP20K100E ALTERA-EP20K100E Datasheet
724Kb / 117P
   Programmable Logic Device Family
More results

类似说明 - EP20K100EQI240-2X

制造商部件名数据表功能描述
logo
Altera Corporation
EP20K400EFI672-2X ALTERA-EP20K400EFI672-2X Datasheet
724Kb / 117P
   Programmable Logic Device Family
EPM7128SLC84-15 ALTERA-EPM7128SLC84-15 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM7128STC100-15N ALTERA-EPM7128STC100-15N Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM3064ATC44-10N ALTERA-EPM3064ATC44-10N Datasheet
715Kb / 46P
   Programmable Logic Device Family
EP1K30TC144-3N ALTERA-EP1K30TC144-3N Datasheet
1Mb / 86P
   Programmable Logic Device Family
EPM7192SQI160-10N ALTERA-EPM7192SQI160-10N Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPM7160STI100-10 ALTERA-EPM7160STI100-10 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EPF8282ALC84-4 ALTERA-EPF8282ALC84-4 Datasheet
957Kb / 62P
   Programmable Logic Device Family
EPM5064JC-1 ALTERA-EPM5064JC-1 Datasheet
831Kb / 36P
   Programmable Logic Device Family
EPM7032LC44-7 ALTERA-EPM7032LC44-7 Datasheet
1Mb / 66P
   Programmable Logic Device Family
EP1K10TC144-2N ALTERA-EP1K10TC144-2N Datasheet
1Mb / 86P
   Programmable Logic Device Family
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com