数据搜索系统,热门电子元器件搜索 |
|
EP2AGX45DF29C6N 数据表(PDF) 56 Page - Altera Corporation |
|
EP2AGX45DF29C6N 数据表(HTML) 56 Page - Altera Corporation |
56 / 90 page 1–48 Chapter 1: Device Datasheet for Arria II Devices Switching Characteristics Arria II Device Handbook Volume 3: Device Datasheet and Addendum July 2012 Altera Corporation Peak-to-peak jitter Jitter frequency = 22.1 KHz > 8.5 > 8.5 UI Peak-to-peak jitter Jitter frequency = 1.875 MHz > 0.1 > 0.1 UI Peak-to-peak jitter Jitter frequency = 20 MHz > 0.1 > 0.1 UI PCIe Transmit Jitter Generation (8) Total jitter at 2.5 Gbps (Gen1)— x1, x4, and x8 Compliance pattern — — 0.25 — — 0.25 UI Total jitter at 5 Gbps (Gen2)— x1, x4, and x8 Compliance pattern — — 0.25 — — — UI PCIe Receiver Jitter Tolerance (8) Total jitter at 2.5 Gbps (Gen1) Compliance pattern > 0.6 > 0.6 UI Total jitter at 5 Gbps (Gen2) Compliance pattern Not supported Not supported UI PCIe (Gen 1) Electrical Idle Detect Threshold VRX-IDLE-DETDIFFp-p (9) Compliance pattern 65 — 175 65 — 175 UI SRIO Transmit Jitter Generation (10) Deterministic jitter (peak-to-peak) Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT — — 0.17 — — 0.17 UI Total jitter (peak-to-peak) Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT — — 0.35 — — 0.35 UI SRIO Receiver Jitter Tolerance (10) Deterministic jitter tolerance (peak-to-peak) Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT > 0.37 > 0.37 UI Combined deterministic and random jitter tolerance (peak-to- peak) Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT > 0.55 > 0.55 UI Sinusoidal jitter tolerance (peak- to-peak) Jitter frequency = 22.1 KHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT > 8.5 > 8.5 UI Jitter frequency = 1.875 MHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT > 0.1 > 0.1 UI Jitter frequency = 20 MHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT > 0.1 > 0.1 UI GIGE Transmit Jitter Generation (11) Deterministic jitter (peak-to-peak) Pattern = CRPAT — — 0.14 — — 0.14 UI Total jitter (peak-to-peak) Pattern = CRPAT — — 0.279 — — 0.279 UI Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 3 of 7) Symbol/ Description Conditions –C3 and –I3 –C4 and –I4 Unit Min Typ Max Min Typ Max |
类似零件编号 - EP2AGX45DF29C6N |
|
类似说明 - EP2AGX45DF29C6N |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |