数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MT46V64M4 数据表(PDF) 13 Page - Micron Technology

部件名 MT46V64M4
功能描述  256Mb: x4, x8, x16 DDR SDRAM Features
Download  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICRON [Micron Technology]
网页  http://www.micron.com
标志 MICRON - Micron Technology

MT46V64M4 数据表(HTML) 13 Page - Micron Technology

Back Button MT46V64M4 Datasheet HTML 9Page - Micron Technology MT46V64M4 Datasheet HTML 10Page - Micron Technology MT46V64M4 Datasheet HTML 11Page - Micron Technology MT46V64M4 Datasheet HTML 12Page - Micron Technology MT46V64M4 Datasheet HTML 13Page - Micron Technology MT46V64M4 Datasheet HTML 14Page - Micron Technology MT46V64M4 Datasheet HTML 15Page - Micron Technology MT46V64M4 Datasheet HTML 16Page - Micron Technology MT46V64M4 Datasheet HTML 17Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 91 page
background image
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
Micron Technology, Inc., reserves the right to change products or specifications without notice.
256Mb_DDR_x4x8x16_D2.fm - 256Mb DDR: Rev. S, Core DDR: Rev. E 9/12 EN
13
©2003 Micron Technology, Inc. All rights reserved.
256Mb: x4, x8, x16 DDR SDRAM
Pin and Ball Assignments and Descriptions
Table 1:
Pin and Ball Descriptions
Symbol
Type
Description
A[12:0]
Input
Address inputs: Provide the row address for ACTIVE commands, and the column address and
auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory
array in the respective bank. A10 sampled during a PRECHARGE command determines whether
the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[1:0]) or all banks (A10
HIGH). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
BA[1:0]
Input
Bank address inputs: BA[1:0] define to which bank an ACTIVE, READ, WRITE, or PRECHARGE
command is being applied. BA[1:0] also define which mode register (mode register or extended
mode register) is loaded during the LOAD MODE REGISTER (LMR) command.
CK, CK#
Input
Clock: CK and CK# are differential clock inputs. All address and control input signals are
sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data
(DQ and DQS) is referenced to the crossings of CK and CK#.
CKE
Input
Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers,
and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH
operations (all banks idle) or ACTIVE POWER-DOWN (row ACTIVE in any bank). CKE is
synchronous for POWER-DOWN entry and exit and for SELF REFRESH entry. CKE is asynchronous
for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout
read and write accesses. Input buffers (excluding CK, CK#, and CKE) are disabled during POWER-
DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input
but will detect an LVCMOS
LOW level after VDD is applied and until CKE is first brought HIGH,
after which it becomes a SSTL_2 input only.
CS#
Input
Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command
decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank
selection on systems with multiple banks. CS# is considered part of the command code.
DM
LDM, UDM
Input
Input data mask: DM is an input mask signal for write data. Input data is masked when DM is
sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges
of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and
DQS pins. For x16 devices, LDM is DM for DQ[7:0], and UDM is DM for DQ[15:8]. Pin 20 is NC on
x4 and x8 devices.
RAS#, CAS#,
WE#
Input
Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
DQ[15:0]
I/O
Data input/output: Data bus for x16 devices.
DQ[7:0]
I/O
Data input/output: Data bus for x8 devices.
DQ[3:0]
I/O
Data input/output: Data bus for x4 devices.
DQS
LDQS, UDQS
I/O
Data strobe: Output with read data; input with write data. DQS is edge-aligned with read
data; centered in write data. It is used to capture data. For x16 devices, LDQS is DQS for DQ[7:0],
and UDQS is DQS for DQ[15:8]. Pin 16 (E7) is NC for x4 and x8 devices.
VDD
Supply
Power supply.
VDDQ
Supply
DQ power supply: Isolated on the die for improved noise immunity.
VSS
Supply
Ground.
VSSQ
Supply
DQ ground: Isolated on the die for improved noise immunity.
VREF
Supply
SSTL_2 reference voltage.
NC
No connect for x16, x8, x4: These pins should be left unconnected.
DNU
Do not use: Must float to minimize noise on VREF.


类似零件编号 - MT46V64M4

制造商部件名数据表功能描述
logo
Micron Technology
MT46V64M4 MICRON-MT46V64M4 Datasheet
152Kb / 8P
   DOUBLE DATA RATE DDR SDRAM
MT46V64M4 MICRON-MT46V64M4 Datasheet
3Mb / 93P
   Double Data Rate (DDR) SDRAM
MT46V64M4FJ-6 MICRON-MT46V64M4FJ-6 Datasheet
152Kb / 8P
   DOUBLE DATA RATE DDR SDRAM
MT46V64M4FJ-6T MICRON-MT46V64M4FJ-6T Datasheet
152Kb / 8P
   DOUBLE DATA RATE DDR SDRAM
MT46V64M4FJ-75Z MICRON-MT46V64M4FJ-75Z Datasheet
152Kb / 8P
   DOUBLE DATA RATE DDR SDRAM
More results

类似说明 - MT46V64M4

制造商部件名数据表功能描述
logo
Micron Technology
MT46V32M16P-5BITF MICRON-MT46V32M16P-5BITF Datasheet
3Mb / 91P
   512Mb: x4, x8, x16 DDR SDRAM Features
MT48LC16M16A2TG-75ITD MICRON-MT48LC16M16A2TG-75ITD Datasheet
3Mb / 86P
   256Mb: x4, x8, x16 SDRAM
MT47H16M16BG-3ITB MICRON-MT47H16M16BG-3ITB Datasheet
1Mb / 129P
   256Mb: x4, x8, x16 DDR2 SDRAM
MT48LC64M4A2 MICRON-MT48LC64M4A2_99 Datasheet
2Mb / 77P
   Synchronous DRAM 256Mb: x4, x8, x16 SDRAM
MT46V64M8P-5BF MICRON-MT46V64M8P-5BF Datasheet
1Mb / 93P
   512Mb: x4, x8, x16 Double Data Rate (DDR) SDRAM SDRAM Features
MT48LC64M4A2 MICRON-MT48LC64M4A2_03 Datasheet
1Mb / 61P
   SYNCHRONOUS DRAM 256Mb: x4, x8, x16 SDRAM
MT41J256M8HX-187ED MICRON-MT41J256M8HX-187ED Datasheet
2Mb / 211P
   2Gb: x4, x8, x16 DDR3 SDRAM Features
logo
Samsung semiconductor
K4H560838E SAMSUNG-K4H560838E Datasheet
214Kb / 24P
   DDR SDRAM 256Mb E-die (x4, x8)
logo
Micron Technology
MT47H128M16RT-25EIT MICRON-MT47H128M16RT-25EIT Datasheet
1Mb / 134P
   2Gb: x4, x8, x16 DDR2 SDRAM Features
MT46V32M16P-6TF MICRON-MT46V32M16P-6TF Datasheet
1Mb / 93P
   512Mb: x4, x8, x16 Double Data Rate SDRAM Features
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com