N25Q032A13E1240E datasheet(52/153 Pages) MICRON

部件名	N25Q032A13E1240E

功能描述	32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with 108 MHz SPI bus interface

Download	153 Pages

Scroll/Zoom	100%

制造商	MICRON [Micron Technology]

网页	http://www.micron.com

标志

52 / 153 page

Instructions

N25Q032 - 3 V

52/153

Micron Technology, Inc., reserves the right to change products or specifications without notice.

9

Instructions

The device can work in three different protocols: Extended SPI, DIO-SPI and QIO-SPI.

Each protocol has a dedicated instruction set, and each instruction set features the same

functionality:

Read, program and erase the memory and the 64 byte OTP area,

Suspend and resume the program or erase operations,

Read and modify all the registers, read the Serial Flash Discovery Parameter area

(SFDP), and read the device ID: please note that in this case there is a small

functionality difference among the single and the multiple I/O read ID instructions. See

Section 9.2.1: Multiple I/O Read Identification protocol and Section 9.3.1: Multiple I/O

Read Identification (MIORDID).

The application can choose in every time of the device life which protocol to use by setting

the dedicated bits either in the Non Volatile Configuration Register or the Volatile Enhanced

Configuration Register.

Note:

In multiple SPI protocols, all instructions, addresses, and data are parallel on two lines (DIO-

SPI protocol) or four lines (QIO-SPI protocol).

All instructions, addresses and data are shifted in and out of the device, most significant bit

first.

Serial Data input(s) is (are) sampled on the first rising edge of Serial Clock (C) after Chip

Select (S) is driven Low. Then, the one-byte instruction code must be shifted in to the

device, most significant bit first, on Serial Data input(s), each bit being latched on the rising

edges of Serial Clock (C). Instruction code is shifted into the device just on DQ0 in Extended

SPI protocol, on DQ0 and DQ1 in DIO-SPI protocol and on DQ0, DQ1, DQ2, and DQ3 in

QIO-SPI protocol.

In standard mode every instruction sequence starts with a one-byte instruction code.

Depending on the instruction, this might be followed by address bytes, or by data bytes, or

by both or none.

In XIP modes only read operation and exit XIP mode can be performed, and to read the

memory content no instructions code are needed: the device directly receives addresses

and after a configurable number of dummy clock cycles, it outputs the required data.

9.1

Extended SPI Instructions

In Extended SPI protocol instruction set the instruction code is always shifted into the device

just on DQ0 pin, while depending on the instruction addresses and input/output data can run

on single, two or four wires.

In the case of a Read Instructions Data Bytes (READ), Read Data Bytes at Higher Speed

(FAST_READ), Dual Output Fast Read (DOFR), Dual Input/Output Fast Read (DIOFR),

Quad Output Fast Read (QOFR), Quad Input/Output Fast Read (QIOFR), Read OTP

(ROTP), Read Lock Registers (RDLR), Read Status Register (RDSR), Read Flag Status

Register (RFSR), Read NV Configuration Register (RDNVCR), Read Volatile Configuration

Register (RDVCR), Read Volatile Enhanced Configuration Register (RDVECR), Read Serial

Flash Discovery Parameter (RDSFDP), and Read Identification (RDID) instruction, the

shifted-in instruction sequence is followed by a data-out sequence. Chip Select (S) can be

driven High after any bit of the data-out sequence is being shifted out.

类似零件编号 - N25Q032A13E1240E

制造商	部件名	数据表	功能描述
Micron Technology	N25Q032A13E1240x	884Kb / 82P	SPI-compatible serial bus interface

More results

类似说明 - N25Q032A13E1240E

制造商	部件名	数据表	功能描述
Numonyx B.V	N25Q128	5Mb / 180P	128-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase on boot sectors,XiP enabled, serial flash memory with 108 MHz SPI bus interface
Numonyx B.V	N25Q128	5Mb / 185P	128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface
Micron Technology	N25Q128A11B1241F	5Mb / 185P	128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface
STMicroelectronics	M25PX32	550Kb / 63P	32-Mbit, dual I/O, 4-Kbyte subsector erase, serial Flash memory with 75 MHz SPI bus interface
Numonyx B.V	M25PX32	1Mb / 65P	32-Mbit, dual I/O, 4-Kbyte subsector erase, serial Flash memory with 75 MHz SPI bus interface
Micron Technology	M25PX16SOVZM6TP	1Mb / 65P	16-Mbit, dual I/O, 4-Kbyte subsector erase, serial Flash memory with 75 MHz SPI bus interface
Numonyx B.V	M25PX64-VMF6TP	1Mb / 70P	64-Mbit, dual I/O, 4-Kbyte subsector erase, serial flash memory with 75 MHz SPI bus interface
	M25PX16-VMN6TP	1Mb / 65P	16-Mbit, dual I/O, 4-Kbyte subsector erase, serial Flash memory with 75 MHz SPI bus interface
	M25PX64	1Mb / 66P	64-Mbit, dual I/O, 4-Kbyte subsector erase, serial flash memory with 75 MHz SPI bus interface
SPANSION	S25FL032P0XMFI013	3Mb / 69P	32-Mbit CMOS 3.0 Volt Flash Memory with 104-MHz SPI (Serial Peripheral Interface) Multi I/O Bus