数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SI5330A-A00202-GM 数据表(PDF) 7 Page - Silicon Laboratories

部件名 SI5330A-A00202-GM
功能描述  1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILABS [Silicon Laboratories]
网页  http://www.silabs.com
标志 SILABS - Silicon Laboratories

SI5330A-A00202-GM 数据表(HTML) 7 Page - Silicon Laboratories

Back Button SI5330A-A00202-GM Datasheet HTML 3Page - Silicon Laboratories SI5330A-A00202-GM Datasheet HTML 4Page - Silicon Laboratories SI5330A-A00202-GM Datasheet HTML 5Page - Silicon Laboratories SI5330A-A00202-GM Datasheet HTML 6Page - Silicon Laboratories SI5330A-A00202-GM Datasheet HTML 7Page - Silicon Laboratories SI5330A-A00202-GM Datasheet HTML 8Page - Silicon Laboratories SI5330A-A00202-GM Datasheet HTML 9Page - Silicon Laboratories SI5330A-A00202-GM Datasheet HTML 10Page - Silicon Laboratories SI5330A-A00202-GM Datasheet HTML 11Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
Si5330
Rev. 1.0
7
HSTL Output Voltage
VOH
VDDO = 1.4 to 1.6 V
0.5xVDDO +0.3
V
VOL
——
0.5xVDDO
–0.3
V
Duty Cycle*
DC
45
55
%
*Note: Input clock has a 50% duty cycle.
Table 5. OEB Input Specifications
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Input Voltage Low
VIL
0.3 x VDD
V
Input Voltage High
VIH
0.7 x VDD
——
V
Input Resistance
RIN
20
k
Table 6. Output Control Pins (LOS)
(VDD = 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)
Parameter
Symbol
Condition
Min
Typ
Max
Unit
Output Voltage Low
VOL
ISINK =3mA
0
0.4
V
Rise/Fall Time 20–80%
tR/tF
CL < 10 pf, pull up 1k
10
ns
Table 7. Jitter Specifications
(VDD = 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85°C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Additive Phase Jitter
(12kHz–20MHz)
tRPHASE
0.7 V pk-pk differential input
clock at 622.08 MHz with
70 ps rise/fall time
0.150
ps RMS
Additive Phase Jitter
(50kHz–80MHz)
tRPHASEWB
0.7 V pk-pk differential input
clock at 622.08 MHz with
70 ps rise/fall time
0.225
ps RMS
Table 8. Thermal Characteristics
Parameter
Symbol
Test Condition
Value
Unit
Thermal Resistance
Junction to Ambient
JA
Still Air
37
°C/W
Thermal Resistance
Junction to Case
JC
Still Air
25
°C/W
Table 4. Input and Output Clock Characteristics (Continued)
(VDD = 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Units


类似零件编号 - SI5330A-A00202-GM

制造商部件名数据表功能描述
logo
Silicon Laboratories
SI5330A-A00202-GM SILABS-SI5330A-A00202-GM Datasheet
158Kb / 20P
   Supports single-ended or differential input clock singnals Generates four differential (LVPECL, LVDS, HCSL) or eight single-ended (CMOS, SSTL, HSTL) outputs
Si5330A-A00202-GM SILABS-Si5330A-A00202-GM Datasheet
41Kb / 1P
   The Si5330 Clock Buffer datasheet v1.0 is now available
More results

类似说明 - SI5330A-A00202-GM

制造商部件名数据表功能描述
logo
Skyworks Solutions Inc.
SI5330 SKYWORKS-SI5330 Datasheet
1Mb / 22P
   1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
Rev. 1.2
logo
Texas Instruments
CDCLVC1310 TI1-CDCLVC1310_14 Datasheet
1Mb / 30P
[Old version datasheet]   Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator
logo
Silicon Laboratories
SI53306 SILABS-SI53306 Datasheet
1Mb / 29P
   1:4 LOW-JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
logo
Texas Instruments
LMK00105 TI1-LMK00105 Datasheet
1Mb / 15P
[Old version datasheet]   Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
logo
Silicon Laboratories
SI53307 SILABS-SI53307 Datasheet
1Mb / 30P
   2:2 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR
SI53308 SILABS-SI53308 Datasheet
1Mb / 32P
   DUAL 1:3 LOW-JITTER BUFFER/LEVEL TRANSLATOR
logo
Texas Instruments
LMK00101 TI1-LMK00101_16 Datasheet
859Kb / 19P
[Old version datasheet]   Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
logo
Silicon Laboratories
SI53303 SILABS-SI53303 Datasheet
1Mb / 30P
   DUAL 1:5 LOW JITTER BUFFER/LEVEL TRANSLATOR
logo
Texas Instruments
CDCBT1001 TI-CDCBT1001 Datasheet
1Mb / 19P
[Old version datasheet]   CDCBT1001 1.2-V to 1.8-V Clock Buffer and Level Translator
MAY 2022
logo
Cypress Semiconductor
CY7B9910 CYPRESS-CY7B9910 Datasheet
162Kb / 7P
   Low Skew Clock Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com