数据搜索系统,热门电子元器件搜索 |
|
74LVC1G74DP.125 数据表(PDF) 11 Page - NXP Semiconductors |
|
74LVC1G74DP.125 数据表(HTML) 11 Page - NXP Semiconductors |
11 / 25 page 74LVC1G74 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved. Product data sheet Rev. 12 — 2 April 2013 11 of 25 NXP Semiconductors 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger 12. Waveforms Measurement points are given in Table 10. The shaded areas indicate when the input is permitted to change for predictable output performance. VOL and VOH are typical output voltage levels that occur with the output load. Fig 8. The clock input (CP) to output (Q, Q) propagation delays, the clock pulse width, the D to CP set-up, the CP to D hold times and the maximum frequency mnb141 th tsu th tPHL tPHL tPLH tPLH tsu 1/fmax tW VM VM VM VI GND VM VI GND CP input D input VOH VOL Q output VOH VOL Q output Table 10. Measurement points Supply voltage Input Output VCC VM VM 1.65 V to 1.95 V 0.5 V CC 0.5 V CC 2.3 V to 2.7 V 0.5 V CC 0.5 V CC 2.7V 1.5V 1.5V 3.0V to 3.6V 1.5V 1.5V 4.5 V to 5.5 V 0.5 V CC 0.5 V CC |
类似零件编号 - 74LVC1G74DP.125 |
|
类似说明 - 74LVC1G74DP.125 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |