数据搜索系统,热门电子元器件搜索 |
|
AD7304BR-REEL 数据表(PDF) 3 Page - Analog Devices |
|
AD7304BR-REEL 数据表(HTML) 3 Page - Analog Devices |
3 / 20 page AD7304/AD7305 Rev. C | Page 3 of 20 SPECIFICATIONS @ VDD = 3 V or 5 V, VSS = 0 V; or VDD = +5 V and VSS = –5 V, VSS ≤ VREF ≤ VDD, −40°C < TA < +85°C/+125°C, unless otherwise noted. Table 1. Parameter Symbol Condition 3 V ± 10% 5 V ± 10% ±5 V ± 10% Unit STATIC PERFORMANCE Resolution1 N 8 8 8 Bits Integral Nonlinearity2 INL ±1 ±1 ±1 LSB max Differential Nonlinearity DNL Monotonic, all codes 0 to 0xFF ±1 ±1 ±1 LSB max Zero-Scale Error VZSE Data = 0x00 15 15 ±15 mV max Full-Scale Voltage Error VFSE Data = 0xFF ±4 ±4 ±4 LSB max Full-Scale Temperature Coefficient3 TCVFS 5 5 5 ppm/°C typ4 REFERENCE INPUT VREFIN Range VREFIN VSS/VDD VSS/VDD VSS/VDD V min/max Input Resistance (AD7304) RREFIN Code = 0x55 28 28 28 kΩ typ Input Resistance (AD7305) RREFIN All DACs at code = 0x55 7.5 7.5 7.5 kΩ typ Input Capacitance3 CREFIN 5 5 5 pF typ ANALOG OUTPUTS Output Voltage Range VOUT VSS/VDD VSS/VDD VSS/VDD V min/max Output Current Drive IOUT Code = 0x80, ∆VOUT < 1 LSB ±3 ±3 ±3 mA typ Shutdown Resistance ROUT DAC outputs placed in shutdown state 120 120 120 kΩ typ Capacitive Load3 CL No oscillation 200 200 200 pF typ LOGIC INPUTS Logic Input Low Voltage VIL 0.6 0.8 0.8 V min Logic Input High Voltage VIH 2.1 2.4 2.4 V max Input Leakage Current5 IIL ±10 ±10 ±10 µA max Input Capacitance3 CIL 8 8 8 pF max AC CHARACTERISTICS3 Output Slew Rate SR Code = 0x00 to 0xFF to 0x00 1/2.7 1/3.6 1.0/3.6 V/µs min/typ Reference Multiplying BW Small signal, VSS = –5 V 2.6 MHz typ Total Harmonic Distortion THD VREF = 4 V p-p, VSS = –5 V, f = 1 kHz 0.025 % Settling Time6 tS To ±0.1% of full scale 1.1/2 1.0/2 1.0/2 µs typ/max Shutdown Recovery Time tSDR To ±0.1% of full scale 2 2 2 µs max Time to Shutdown tSDN 15 15 15 µs typ DAC Glitch Q 15 15 15 nVs typ Digital Feedthrough Q 2 2 2 nVs typ Feedthrough VOUT/VREF Code = 0x00, VREF = 1 V p-p, f = 100 kHz −65 dB SUPPLY CHARACTERISTICS Positive Supply Current IDD VLOGIC = 0 V or VDD, no load 6 6 6 mA max Negative Supply Current ISS VSS = –5 V 6 mA max Power Dissipation PDISS VLOGIC = 0 V or VDD, no load 15 30 60 mW max Power Down IDD_SD SDI/SHDN = floating 40 40 40 µA typ Power Supply Sensitivity PSS ∆VDD = ±10% 0.004 0.004 0.004 %/% 1 One LSB = VREF/256. 2 The first three codes (0x00, 0x01, 0x10) are excluded from the integral nonlinearity error measurement in single-supply operation 3 V or 5 V. 3 These parameters are guaranteed by design and not subject to production testing. 4 Typical specifications represent average readings measured at 25°C. 5 The SDI/SHDN and A0/SHDN pins have a 30 µA maximum IIL input leakage current. 6 The settling time specification does not apply for negative going transitions within the last three LSBs of ground in single-supply operation. |
类似零件编号 - AD7304BR-REEL |
|
类似说明 - AD7304BR-REEL |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |