数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EPM1270G 数据表(PDF) 9 Page - Altera Corporation

部件名 EPM1270G
功能描述  MAX II Device Family Data
Download  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EPM1270G 数据表(HTML) 9 Page - Altera Corporation

Back Button EPM1270G Datasheet HTML 5Page - Altera Corporation EPM1270G Datasheet HTML 6Page - Altera Corporation EPM1270G Datasheet HTML 7Page - Altera Corporation EPM1270G Datasheet HTML 8Page - Altera Corporation EPM1270G Datasheet HTML 9Page - Altera Corporation EPM1270G Datasheet HTML 10Page - Altera Corporation EPM1270G Datasheet HTML 11Page - Altera Corporation EPM1270G Datasheet HTML 12Page - Altera Corporation EPM1270G Datasheet HTML 13Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 88 page
background image
© October 2008
Altera Corporation
MAX II Device Handbook
2. MAX II Architecture
Introduction
This chapter describes the architecture of the MAX II device and contains the
following sections:
“Functional Description” on page 2–1
“Logic Array Blocks” on page 2–4
“Logic Elements” on page 2–6
“MultiTrack Interconnect” on page 2–12
“Global Signals” on page 2–16
“User Flash Memory Block” on page 2–18
“MultiVolt Core” on page 2–22
“I/O Structure” on page 2–23
Functional Description
MAX® II devices contain a two-dimensional row- and column-based architecture to
implement custom logic. Row and column interconnects provide signal interconnects
between the logic array blocks (LABs).
The logic array consists of LABs, with 10 logic elements (LEs) in each LAB. An LE is a
small unit of logic providing efficient implementation of user logic functions. LABs
are grouped into rows and columns across the device. The MultiTrack interconnect
provides fast granular timing delays between LABs. The fast routing between LEs
provides minimum timing delay for added levels of logic versus globally routed
interconnect structures.
The MAX II device I/O pins are fed by I/O elements (IOE) located at the ends of LAB
rows and columns around the periphery of the device. Each IOE contains a
bidirectional I/O buffer with several advanced features. I/O pins support Schmitt
trigger inputs and various single-ended standards, such as 66-MHz, 32-bit PCI, and
LVTTL.
MAX II devices provide a global clock network. The global clock network consists of
four global clock lines that drive throughout the entire device, providing clocks for all
resources within the device. The global clock lines can also be used for control signals
such as clear, preset, or output enable.
MII51002-2.2


类似零件编号 - EPM1270G

制造商部件名数据表功能描述
logo
Altera Corporation
EPM1270G ALTERA-EPM1270G Datasheet
86Kb / 6P
   The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m
EPM1270G ALTERA-EPM1270G Datasheet
987Kb / 88P
   Section I. MAX II Device Family
August 2009
EPM1270G ALTERA-EPM1270G Datasheet
2Mb / 297P
   MAX II Device Handbook
October 2008, version 2.1
logo
Intel Corporation
EPM1270G INTEL-EPM1270G Datasheet
622Kb / 101P
   MAX II Device Family Data Sheet
December 2006
logo
Altera Corporation
EPM1270G100C5N ALTERA-EPM1270G100C5N Datasheet
86Kb / 6P
   The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m,
More results

类似说明 - EPM1270G

制造商部件名数据表功能描述
logo
Intel Corporation
EPM240 INTEL-EPM240 Datasheet
622Kb / 101P
   MAX II Device Family Data Sheet
December 2006
logo
Altera Corporation
EPM240G ALTERA-EPM240G Datasheet
1Mb / 86P
   MAX II Device Family
EPM1270 ALTERA-EPM1270 Datasheet
987Kb / 88P
   Section I. MAX II Device Family
August 2009
EP2S60F484I4 ALTERA-EP2S60F484I4 Datasheet
2Mb / 238P
   Stratix II Device Family Data Sheet
EP2C15AF484C7N ALTERA-EP2C15AF484C7N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C5F256I8N ALTERA-EP2C5F256I8N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2S180F1508I4 ALTERA-EP2S180F1508I4 Datasheet
2Mb / 238P
   Section I. Stratix II Device Family Data Sheet
EP2C5F256C6N ALTERA-EP2C5F256C6N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2S90F1020C4 ALTERA-EP2S90F1020C4 Datasheet
2Mb / 238P
   Section I. Stratix II Device Family Data Sheet
EP2C8Q208C6 ALTERA-EP2C8Q208C6 Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com